- 您现在的位置：买卖IC网 > PDF目录297338 > S29WS128J0PBFW002 (SPANSION LLC) 8M X 16 FLASH 1.8V PROM, 55 ns, PBGA84 PDF资料下载
参数资料
| 型号： | S29WS128J0PBFW002 |
| 厂商： | SPANSION LLC |
| 元件分类： | PROM |
| 英文描述： | 8M X 16 FLASH 1.8V PROM, 55 ns, PBGA84 |
| 封装： | 8 X 11.60 MM, LEAD FREE, FBGA-84 |
| 文件页数： | 8/97页 |
| 文件大小： | 2421K |
| 代理商： | S29WS128J0PBFW002 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页
16
S29WS128J/064J
S29WS-J_00_A6 May 11, 2006
Dat a
S h ee t
As an example: if the starting address in the 8-word mode is 39h, the address range to be read
would be 38-3Fh, and the burst sequence would be 39-3A-3B-3C-3D-3E-3F-38h-etc. The burst
sequence begins with the starting address written to the device, but wraps back to the first ad-
dress in the selected group. In a similar fashion, the 16-word and 32-word Linear Wrap modes
begin their burst sequence on the starting address written to the device, and then wrap back to
the first address in the selected address group. Note that in these three burst read modes
the address pointer does not cross the boundary that occurs every 128 or 64 words;
thus, no wait states are inserted (except during the initial access).
The RDY pin indicates when data is valid on the bus.
Configuration Register
The device uses a configuration register to set the various burst parameters: number of wait
states, burst read mode, active clock edge, RDY configuration, and synchronous mode active.
Handshaking
The device is equipped with a handshaking feature that allows the host system to simply monitor
the RDY signal from the device to determine when the initial word of burst data is ready to be
read. The host system should use the programmable wait state configuration to set the number
of wait states for optimal burst mode operation. The initial word of burst data is indicated by the
active edge of RDY after OE# goes low.
For optimal burst mode performance, the host system must set the appropriate number of wait
states in the flash device depending on clock frequency. See “Set Configuration Register Com-
mand Sequence” section on page 47 for more information.
Simultaneous Read/Write Operations with Zero Latency
This device is capable of reading data from one bank of memory while programming or erasing
in another bank of memory. An erase operation may also be suspended to read from or program
to another location within the same bank (except the sector being erased). Figure 38, “Back-to-
Back Read/Write Cycle Timings,” on page 92 shows how read and write cycles may be initiated
for simultaneous operation with zero latency. Refer to the DC Characteristics table for read-while-
program and read-while-erase current specifications.
Writing Commands/Command Sequences
The device has the capability of performing an asynchronous or synchronous write operation.
While the device is configured in Asynchronous read mode, it is able to perform Asynchronous
write operations only. CLK is ignored in the Asynchronous programming mode. When in the Syn-
chronous read mode configuration, the device is able to perform both Asynchronous and
Synchronous write operations. CLK and WE# address latch is supported in the Synchronous pro-
gramming mode. During a synchronous write operation, to write a command or command
sequence (which includes programming data to the device and erasing sectors of memory), the
system must drive AVD# and CE# to VIL, and OE# to VIH when providing an address to the de-
vice, and drive WE# and CE# to VIL, and OE# to VIH. when writing commands or data. During an
asynchronous write operation, the system must drive CE# and WE# to VIL and OE# to VIH when
providing an address, command, and data. Addresses are latched on the last falling edge of WE#
or CE#, while data is latched on the 1st rising edge of WE# or CE#. The asynchronous and syn-
chronous programing operation is independent of the Set Device Read Mode bit in the
Configuration Register (see Table 17, “Configuration Register,” on page 51).
The device features an Unlock Bypass mode to facilitate faster programming. Once the device en-
ters the Unlock Bypass mode, only two write cycles are required to program a word, instead of
four.
相关PDF资料 |
PDF描述 |
|---|---|
| S29WS128J0PBAW002 | 8M X 16 FLASH 1.8V PROM, 55 ns, PBGA84 |
| S2M | 2 A, 1000 V, SILICON, RECTIFIER DIODE, DO-214AA |
| S2R72A44F12C4 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP48 |
| S2V20-4000 | 1.7 A, 200 V, SILICON, RECTIFIER DIODE |
| S2V60-4070 | 1.7 A, SILICON, RECTIFIER DIODE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S29WS128J0PBFW01 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:128/64 Megabit (8/4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| S29WS128J0PBFW10 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:128/64 Megabit (8/4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| S29WS128J0PBFW11 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:128/64 Megabit (8/4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| S29WS128N | 制造商:SPANSION 制造商全称:SPANSION 功能描述:256/128/64 MEGABIT CMOS 1.8 VOLT ONLY SIMULTANEOUS READ/WRITE BURST MODE FLASH MEMORY |
| S29WS128N0LBAI010 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:256/128/64 MEGABIT CMOS 1.8 VOLT ONLY SIMULTANEOUS READ/WRITE BURST MODE FLASH MEMORY |
发布紧急采购，3分钟左右您将得到回复。