参数资料
| 型号： | ADV7184BSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/112页 |
| 文件大小： | 0K |
| 描述： | IC DECODER VID SDTV MULTI 80LQFP |
| 标准包装： | 1 |
| 类型： | 视频解码器 |
| 应用： | 投影仪，录音机，安全 |
| 电压 - 电源，模拟： | 3.15 V ~ 3.45 V |
| 电压 - 电源，数字： | 1.65 V ~ 2 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页
ADV7184
Rev. A | Page 11 of 112
Mnemonic
Type
Description
Pin No.
67
SDA
I/O
I2C Port Serial Data Input/Output.
68
SCLK
I
I2C Port Serial Clock Input. Maximum clock rate of 400 kHz.
66
ALSB
I
This pin selects the I2C address for the ADV7184. ALSB set to Logic 0 sets the address for
a write to 0x40; set to Logic 1 sets the address to 0x42.
64
RESET
I
System Reset Input (active low). A minimum low reset pulse width of 5 ms is required to reset the
ADV7184 circuitry.
27
LLC1
O
Line-Locked Clock 1. This is a line-locked output clock for the pixel data output by the ADV7184.
Nominally 27 MHz, but varies according to video line length.
26
LLC2
O
Line-Locked Clock 2. This is a divide-by-2 version of the LLC1 output clock for the pixel data
output by the ADV7184. Nominally 13.5 MHz, but varies according to video line length.
29
XTAL
I
Crystal Input. This is the input pin for the 28.63636 MHz crystal, or it can be overdriven by an
external 3.3 V, 28.63636 MHz clock oscillator source. In crystal mode, the crystal must be a
fundamental crystal.
28
XTAL1
O
This pin should be connected to the 28.63636 MHz crystal or left as a no connect if an external
3.3 V, 28.63636 MHz clock oscillator source is used to clock the ADV7184. In crystal mode, the
crystal must be a fundamental crystal.
36
PWRDN
I
Logic 0 on this pin places the ADV7184 in a power-down mode. Refer to the I2C Register Maps
section for more options on power-down modes for the ADV7184.
79
OE
I
When set to Logic 0, OE enables the pixel output bus, P15 to P0 of the ADV7184. Logic 1 on the
OE pin places P15 to P0, HS, VS, and SFL into a high impedance state.
37
ELPF
I
The recommended external loop filter must be connected to this ELPF pin, as shown in Figure 52.
12
SFL
O
Subcarrier Frequency Lock. This pin contains a serial output stream that can be used to lock the
subcarrier frequency when this decoder is connected to any Analog Devices, Inc., digital video
encoder.
63
SOY
I
SYNC on Y. This input pin should only be used with the standard detection and identification function
(see the Standard Detection and Identification section). This pin should be connected to the Y
signal of a component input for standard identification function.
51
REFOUT
O
Internal Voltage Reference Output. Refer to Figure 52 for a recommended capacitor network for
this pin.
52
CML
O
Common-Mode Level. The CML pin is a common-mode level for the internal ADCs. Refer to
Figure 52 for a recommended capacitor network for this pin.
48, 49
CAPY1,
CAPY2
I
ADC Capacitor Network. Refer to Figure 52 for a recommended capacitor network for this pin.
54, 55
CAPC1,
CAPC2
I
ADC Capacitor Network. Refer to Figure 52 for a recommended capacitor network for this pin.
相关PDF资料 |
PDF描述 |
|---|---|
| ADV7188BSTZ | IC DECODER VID MULTIFORM 80LQFP |
| ADV7189BBSTZ | IC VIDEO DECODER SDTV 80-LQFP |
| ADV7194KSTZ | IC ENCODER VIDEO EXT-10 80-LQFP |
| ADV7202KSTZ | IC CODEC VIDEO 10BIT 64LQFP |
| ADV7311KST | IC VID ENC 6-12BIT DAC'S 64LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADV7185 | 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7185KST | 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7186 | 制造商:AD 制造商全称:Analog Devices 功能描述:Video Decoder and Display Processor |
| ADV7186BBCZ | 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话，手机，视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064 |
| ADV7186BBCZ-RL | 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话，手机，视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064 |
发布紧急采购，3分钟左右您将得到回复。