参数资料
| 型号： | ADV7184BSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 70/112页 |
| 文件大小： | 0K |
| 描述： | IC DECODER VID SDTV MULTI 80LQFP |
| 标准包装： | 1 |
| 类型： | 视频解码器 |
| 应用： | 投影仪，录音机，安全 |
| 电压 - 电源，模拟： | 3.15 V ~ 3.45 V |
| 电压 - 电源，数字： | 1.65 V ~ 2 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页当前第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页
ADV7184
Rev. A | Page 60 of 112
I2C INTERFACE
Dedicated I2C readback registers are available for CC, CGMS,
WSS, Gemstar, VPS, PDC/UTC, and VITC. Because teletext is a
high data rate standard, data extraction is supported only through
the ancillary data packet. The details of these registers and their
access procedures are described in this section.
User Interface for I2C Readback Registers
The VDP decodes all enabled VBI data standards in real time.
Because the I2C access speed is much slower than the decoded
rate, the registers may be updated with data from the next line
when they are being accessed. To avoid this, VDP has a self-
clearing CLEAR bit and an AVAILABLE status bit accompanying
all the I2C readback registers.
The user has to clear the I2C readback register by writing a high to
the CLEAR bit. This resets the state of the AVAILABLE bit to low
and indicates that the data in the associated readback registers is
not valid. After the VDP decodes the next line of the corresponding
VBI data, the decoded data is placed in the I2C readback register
and the AVAILABLE bit is set high to indicate that valid data is
now available.
Although the VDP, if present, decodes this VBI data in subsequent
lines, the decoded data is not updated to the readback registers
until the CLEAR bit is set high again. However, this data is available
through the 656 ancillary data packets.
The CLEAR and AVAILABLE bits are in the VDP_STATUS_CLEAR
(Address 0x78, user sub map, write only) and VDP_STATUS
(Address 0x78, user sub map, read only) registers.
Example I2C Readback Procedure
To read one packet (line) of PDC data from the decoder
1.
Write 10 to I2C_GS_VPS_PDC_UTC [1:0] (Address 0x9C,
user sub map) to specify that PDC data has to be updated
to I2C registers.
2.
Write high to the GS_PDC_VPS_UTC_CLEAR bit
(Address 0x78, user sub map) to enable I2C register
updating.
3.
Poll the GS_PDC_VPS_UTC_AVL bit (Address 0x78,
user sub map) going high to check the availability of the
PDC packets.
4.
Read the data bytes from the PDC I2C registers. To read
another line or packet of data, repeat the previous steps.
To read a packet of CC, CGMS, or WSS data, only Steps 1 through
3 are required because these types of data have dedicated registers.
VDP—Content-Based Data Update
For certain standards, such as WSS, CGMS, Gemstar, PDC,
UTC, and VPS, the information content in the signal
transmitted remains the same over numerous lines, and the
user may want to be notified only when there is a change in the
information content or loss of the information content. The
user needs to enable content-based updating for the required
standard through the GS_VPS_PDC_UTC_CB_CHANGE and
WSS_CGMS_CB_CHANGE bits. Therefore, the AVAILABLE
bit shows the availability of that standard only when its content
has changed.
Content-based updating also applies to loss of data at the lines
where some data was previously present. Thus, for standards
like VPS, Gemstar, CGMS, and WSS, if no data arrives in the
next four lines programmed, the corresponding AVAILABLE bit
in the VDP_STATUS register is set high and the content in the
I2C registers for that standard is set to 0. The user must write
high to the corresponding CLEAR bit so that when a subsequent
valid line is decoded, the decoded results are available in the
I2C registers, with the AVAILABLE status bit set high.
If content-based updating is enabled, the AVAILABLE bit is set
high (assuming the CLEAR bit was written to) in the following
cases:
The data contents changed.
Data was being decoded and four lines with no data have
been detected.
No data was being decoded and new data is now being
decoded.
GS_VPS_PDC_UTC_CB_CHANGE, Enable Content-
Based Updating for Gemstar/VPS/PDC/UTC,
Address 0x9C [5], User Sub Map
0—Disables content-based updating.
1 (default)—Enables content-based updating.
WSS_CGMS_CB_CHANGE, Enable Content-Based
Updating for WSS/CGMS, Address 0x9C [4], User Sub Map
0—Disables content-based updating.
1 (default)—Enables content-based updating.
相关PDF资料 |
PDF描述 |
|---|---|
| ADV7188BSTZ | IC DECODER VID MULTIFORM 80LQFP |
| ADV7189BBSTZ | IC VIDEO DECODER SDTV 80-LQFP |
| ADV7194KSTZ | IC ENCODER VIDEO EXT-10 80-LQFP |
| ADV7202KSTZ | IC CODEC VIDEO 10BIT 64LQFP |
| ADV7311KST | IC VID ENC 6-12BIT DAC'S 64LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADV7185 | 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7185KST | 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7186 | 制造商:AD 制造商全称:Analog Devices 功能描述:Video Decoder and Display Processor |
| ADV7186BBCZ | 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话，手机，视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064 |
| ADV7186BBCZ-RL | 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话，手机，视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064 |
发布紧急采购，3分钟左右您将得到回复。