收藏本站
参数资料
型号： ADV7184BSTZ
厂商： Analog Devices Inc
文件页数： 90/112页
文件大小： 0K
描述： IC DECODER VID SDTV MULTI 80LQFP
标准包装： 1
类型： 视频解码器
应用： 投影仪，录音机，安全
电压 - 电源，模拟： 3.15 V ~ 3.45 V
电压 - 电源，数字： 1.65 V ~ 2 V
安装类型： 表面贴装
封装/外壳： 80-LQFP
供应商设备封装： 80-LQFP（14x14）
包装： 托盘
ADV7184
Rev. A | Page 79 of 112
PIXEL PORT CONFIGURATION
The ADV7184 has a very flexible pixel port that can be config-
ured in a variety of formats to accommodate downstream ICs.
Table 101 and Table 102 summarize the various functions that
the ADV7184 pins can have in different modes of operation.
The order of components, for example, the order of Cr and Cb,
on the output pixel bus can be changed. Refer to the SWPC,
Swap Pixel Cr/Cb, Address 0x27 [7] section. Table 101 indicates
the default positions for the Cr/Cb components.
PIXEL PORT–RELATED CONTROLS
OF_SEL [3:0], Output Format Selection, Address 0x03 [5:2]
The modes in which the ADV7184 pixel port can be configured
are controlled by OF_SEL [3:0]. See Table 102 for details.
The default LLC frequency output on the LLC1 pin is approxi-
mately 27 MHz. For modes that operate with a nominal data
rate of 13.5 MHz (0001, 0010), the clock frequency on the
LLC1 pin stays at the higher rate of 27 MHz. For information
on outputting the nominal 13.5 MHz clock on the LLC1
pin, see the LLC_PAD_SEL [2:0], LLC1 Output Selection,
Address 0x8F [6:4] section.
SWPC, Swap Pixel Cr/Cb, Address 0x27 [7]
0 (default)—No swapping is allowed.
1—The Cr and Cb values can be swapped.
LLC_PAD_SEL [2:0], LLC1 Output Selection,
Address 0x8F [6:4]
The following I2C write allows the user to select between LLC1
(nominally at 27 MHz) and LLC2 (nominally at 13.5 MHz).
The LLC2 signal is useful for LLC2-compatible wide bus
(16-bit) output modes. See the OF_SEL [3:0], Output Format
Selection, Address 0x03 [5:2] section for additional information.
The LLC2 signal and data on the data bus are synchronized. By
default, the rising edge of LLC1/LLC2 is aligned with the Y data;
the falling edge occurs when the data bus holds C data. The polarity
of the clock, and therefore the Y/C assignments for the clock edges,
can be altered by using the polarity LLC pin.
000 (default)—The output is nominally 27 MHz LLC on the
LLC1 pin.
101—The output is nominally 13.5 MHz LLC on the LLC1 pin.
Table 101. P15 to P0 Output/Input Pin Mapping
Output of Data Port Pins P [15:0]
Processor, Format, and Mode
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Video Output, 8-Bit, 4:2:2
YCrCb [7:0]
Video Output, 16-Bit, 4:2:2
Y [7:0]
CrCb [7:0]
Table 102. Standard Definition Pixel Port Modes
Pixel Port Pins P [15:0]
OF_SEL [3:0]
Format
P [15:8]
P [7:0]
0010
16-Bit at LLC2 4:2:2
Y [7:0]
CrCb [7:0]
0011 (default)
8-Bit at LLC1 4:2:2
YCrCb [7:0] (default)
Three-state
0110 to 1111
Reserved
Reserved—do not use
相关PDF资料
PDF描述
ADV7188BSTZ IC DECODER VID MULTIFORM 80LQFP
ADV7189BBSTZ IC VIDEO DECODER SDTV 80-LQFP
ADV7194KSTZ IC ENCODER VIDEO EXT-10 80-LQFP
ADV7202KSTZ IC CODEC VIDEO 10BIT 64LQFP
ADV7311KST IC VID ENC 6-12BIT DAC'S 64LQFP
相关代理商/技术参数
参数描述
ADV7185 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7185KST 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7186 制造商:AD 制造商全称:Analog Devices 功能描述:Video Decoder and Display Processor
ADV7186BBCZ 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话，手机，视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064
ADV7186BBCZ-RL 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话，手机，视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*