参数资料
| 型号： | ADV7184BSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 34/112页 |
| 文件大小： | 0K |
| 描述： | IC DECODER VID SDTV MULTI 80LQFP |
| 标准包装： | 1 |
| 类型： | 视频解码器 |
| 应用： | 投影仪，录音机，安全 |
| 电压 - 电源，模拟： | 3.15 V ~ 3.45 V |
| 电压 - 电源，数字： | 1.65 V ~ 2 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页当前第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页
ADV7184
Rev. A | Page 28 of 112
FSCLE, FSC Lock Enable, Address 0x51 [7]
The FSCLE bit allows the user to choose if the status of the
color subcarrier loop is taken into account when the overall
lock status is determined and presented via Bits [1:0] in Status
Register 1. The FSCLE bit must be set to 0 when operating in
YPrPb (component) mode to generate a reliable horizontal lock
status bit (INST_HLOCK).
0 (default)—Makes the overall lock status dependent on the
horizontal sync lock.
1—Makes the overall lock status dependent on the horizontal
sync lock and the FSC lock.
CIL [2:0], Count-Into-Lock, Address 0x51 [2:0]
CIL [2:0] determines the number of consecutive lines the system
must remain in the into-lock condition before reporting a locked
state in Status Register 1 [1:0]. It counts the value in lines of video.
Table 25. CIL [2:0] Function
CIL [2:0]
Description
000
1 line of video
001
2 lines of video
010
5 lines of video
011
10 lines of video
100 (default)
100 lines of video
101
500 lines of video
110
1000 lines of video
111
100,000 lines of video
COL [2:0], Count-Out-of-Lock, Address 0x51 [5:3]
COL [2:0] determines the number of consecutive lines the system
must be in the out-of-lock condition before reporting an unlocked
state in Status Register 0 [1:0]. It counts the value in lines of video.
Table 26. COL [2:0] Function
COL [2:0]
Description
000
1 line of video
001
2 lines of video
010
5 lines of video
011
10 lines of video
100 (default)
100 lines of video
101
500 lines of video
110
1000 lines of video
111
100,000 lines of video
VS_COAST_MODE [1:0], Address 0xF9 [3:2]
These bits are used to set the VS free-run (coast) frequency.
Table 27. VS_COAST_MODE [1:0] Function
VS_COAST_MODE [1:0]
Description
00 (default)
Autocoast mode—follows VS
frequency from last video input
01
Forces 50 Hz coast mode
10
Forces 60 Hz coast mode
11
Reserved
ST_NOISE_VLD, Sync Tip Noise Measurement Valid,
Address 0xDE [3], Read Only
This read-only bit measures whether ST_NOISE is valid or invalid.
0—The ST_NOISE [10:0] measurement is invalid.
1 (default)—The ST_NOISE [10:0] measurement is valid.
ST_NOISE [10:0], Sync Tip Noise Measurement,
Addresses 0xDE [2:0], 0xDF [7:0]
The ST_NOISE [10:0] measures the noise in the horizontal sync
tip over four fields and shows a readback value of the average noise.
ST_NOISE_VLD must be 1 for this measurement to be valid.
One bit of ST_NOISE [10:0] = one ADC code.
One bit of ST_NOISE [10:0] = 1.6 V/4096 = 390.625 μV.
COLOR CONTROLS
These registers allow the user to control the appearance of the
picture, including control of the active data in the event of video
being lost. These controls are independent of any other control.
For instance, brightness control is independent of picture clamping,
although both controls affect the dc level of the signal.
CON [7:0], Contrast Adjust, Address 0x08 [7:0]
These bits allow the user to adjust the contrast of the picture.
Table 28. CON [7:0] Function
CON [7:0]
Description
0x80 (default)
Gain on luma channel = 1
0x00
Gain on luma channel = 0
0xFF
Gain on luma channel = 2
SD_SAT_CB [7:0], SD Saturation Cb Channel,
Address 0xE3 [7:0]
These bits allow the user to control only the gain of the Cb
channel. The user can adjust the saturation of the picture.
Table 29. SD_SAT_CB [7:0] Function
SD_SAT_CB [7:0]
Description
0x80 (default)
Gain on Cb channel = 1
0x00
Gain on Cb channel = 0
0xFF
Gain on Cb channel = 2
SD_SAT_CR [7:0], SD Saturation Cr Channel,
Address 0xE4 [7:0]
These bits allow the user to control only the gain of the Cr
channel. The user can adjust the saturation of the picture.
Table 30. SD_SAT_CR [7:0] Function
SD_SAT_CR [7:0]
Description
0x80 (default)
Gain on Cr channel = 1
0x00
Gain on Cr channel = 0
0xFF
Gain on Cr channel = 2
相关PDF资料 |
PDF描述 |
|---|---|
| ADV7188BSTZ | IC DECODER VID MULTIFORM 80LQFP |
| ADV7189BBSTZ | IC VIDEO DECODER SDTV 80-LQFP |
| ADV7194KSTZ | IC ENCODER VIDEO EXT-10 80-LQFP |
| ADV7202KSTZ | IC CODEC VIDEO 10BIT 64LQFP |
| ADV7311KST | IC VID ENC 6-12BIT DAC'S 64LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADV7185 | 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7185KST | 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7186 | 制造商:AD 制造商全称:Analog Devices 功能描述:Video Decoder and Display Processor |
| ADV7186BBCZ | 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话，手机，视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064 |
| ADV7186BBCZ-RL | 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话，手机，视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064 |
发布紧急采购，3分钟左右您将得到回复。