参数资料
| 型号： | ADV7184BSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 71/112页 |
| 文件大小： | 0K |
| 描述： | IC DECODER VID SDTV MULTI 80LQFP |
| 标准包装： | 1 |
| 类型： | 视频解码器 |
| 应用： | 投影仪，录音机，安全 |
| 电压 - 电源，模拟： | 3.15 V ~ 3.45 V |
| 电压 - 电源，数字： | 1.65 V ~ 2 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页当前第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页
ADV7184
Rev. A | Page 61 of 112
VDP—Interrupt-Based Reading of VDP I2C Registers
Some VDP status bits are also linked to the interrupt request
controller so that the user does not have to poll the AVAILABLE
status bit. The user can configure the video decoder to trigger an
interrupt request on the INT pin in response to the valid data
available in I2C registers. This function is available for the
following data types:
CGMS or WSS. The user can select triggering an interrupt
request each time sliced data is available or triggering an
interrupt request only when the sliced data has changed.
Selection is made via the WSS_CGMS_CB_CHANGE bit.
Gemstar, PDC, VPS, or UTC. The user can select
triggering an interrupt request each time sliced data is
available or triggering an interrupt request only when the
sliced data has changed. Selection is made via the
GS_VPS_PDC_UTC_ CB_CHANGE bit.
The sequence for the interrupt-based reading of the VDP I2C
data registers is as follows for the CC standard:
1.
The user unmasks the CC interrupt mask bit (Bit 0 of
Address 0x50, user sub map, set to 1). CC data occurs upon
the incoming video. VDP slices CC data and places it in the
VDP readback registers.
2.
The VDP CC available bit goes high, and the VDP module
signals to the interrupt controller to stimulate an interrupt
request (for CC in this case).
3.
The user reads the interrupt status bits (user sub map) and
sees that new CC data is available (Bit 0 of Address 0x4E,
user sub map, set to 1).
4.
The user writes 1 to the CC interrupt clear bit (Bit 0 of
Address 0x4F, user sub map, set to 1) in the interrupt I2C
space (this is a self-clearing bit). This clears the interrupt on
the INT pin but does not have an effect in the VDP I2C area.
5.
The user reads the CC data from the VDP I2C area.
6.
The user writes to a bit, CC_CLEAR (Bit 0 of Address 0x78,
user sub map, set to 1) in the VDP_STATUS_CLEAR [0]
register, to signify that the CC data has been read and the
VDP CC can be updated at the next occurrence of CC).
7.
Back to Step 2.
Interrupt Mask Register Details
The following bits set the interrupt mask on the signal from the
VDP VBI data slicer.
VDP_CCAPD_MSKB, Address 0x50 [0], User Sub Map
0 (default)—Disables interrupt on VDP_CCAPD_Q signal.
1—Enables interrupt on VDP_CCAPD_Q signal.
VDP_CGMS_WSS_CHNGD_MSKB, Address 0x50 [2],
User Sub Map
0 (default)—Disables interrupt on VDP_CGMS_WSS_
CHNGD_Q signal.
1—Enables interrupt on VDP_CGMS_WSS_CHNGD_Q signal.
VDP_GS_VPS_PDC_UTC_CHNG_MSKB,
Address 0x50 [4], User Sub Map
0 (default)—Disables interrupt on VDP_GS_VPS_PDC_UTC_
CHNG_Q signal.
1—Enables interrupt on VDP_GS_VPS_PDC_UTC_CHNG_Q
signal.
VDP_VITC_MSKB, Address 0x50 [6], User Sub Map
0 (default)—Disables interrupt on VDP_VITC_Q signal.
1—Enables interrupt on VDP_VITC_Q signal.
Interrupt Status Register Details
The following read-only bits contain data detection information
from the VDP module since the status bit was last cleared or
unmasked.
VDP_CCAPD_Q, Address 0x4E [0], User Sub Map
0 (default)—Closed caption data was not detected.
1—Closed caption data was detected.
VDP_CGMS_WSS_CHNGD_Q, Address 0x4E [2],
User Sub Map
0 (default)—CGMS or WSS data was not detected.
1—CGM or WSS data was detected.
VDP_GS_VPS_PDC_UTC_CHNG_Q, Address 0x4E [4],
User Sub Map
0 (default)—Gemstar, PDC, UTC, or VPS data was not detected.
1—Gemstar, PDC, UTC, or VPS data was detected.
VDP_VITC_Q, Address 0x4E [6], User Sub Map, Read Only
0 (default)—VITC data was not detected.
1—VITC data was detected.
Interrupt Status Clear Register Details
It is not necessary to write 0 to these write-only bits because
they automatically reset when they are set (self-clearing).
VDP_CCAPD_CLR, Address 0x4F [0], User Sub Map
1—Clears the VDP_CCAP_Q bit.
相关PDF资料 |
PDF描述 |
|---|---|
| ADV7188BSTZ | IC DECODER VID MULTIFORM 80LQFP |
| ADV7189BBSTZ | IC VIDEO DECODER SDTV 80-LQFP |
| ADV7194KSTZ | IC ENCODER VIDEO EXT-10 80-LQFP |
| ADV7202KSTZ | IC CODEC VIDEO 10BIT 64LQFP |
| ADV7311KST | IC VID ENC 6-12BIT DAC'S 64LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADV7185 | 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7185KST | 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7186 | 制造商:AD 制造商全称:Analog Devices 功能描述:Video Decoder and Display Processor |
| ADV7186BBCZ | 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话，手机，视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064 |
| ADV7186BBCZ-RL | 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话，手机，视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064 |
发布紧急采购，3分钟左右您将得到回复。