参数资料
型号: ADV7184BSTZ
厂商: Analog Devices Inc
文件页数: 27/112页
文件大小: 0K
描述: IC DECODER VID SDTV MULTI 80LQFP
标准包装: 1
类型: 视频解码器
应用: 投影仪,录音机,安全
电压 - 电源,模拟: 3.15 V ~ 3.45 V
电压 - 电源,数字: 1.65 V ~ 2 V
安装类型: 表面贴装
封装/外壳: 80-LQFP
供应商设备封装: 80-LQFP(14x14)
包装: 托盘
ADV7184
Rev. A | Page 21 of 112
GLOBAL CONTROL REGISTERS
Register control bits listed in this section affect the whole chip.
POWER-SAVING MODES
Power-Down
PDBP, Address 0x0F [2]
The digital core of the ADV7184 can be shut down by using the
PWRDN pin or the PWRDN bit. The PDBP bit determines which
of the two controls has the higher priority. The default is to give
the pin (PWRDN) priority. This allows the user to have the
ADV7184 powered down by default.
0 (default)—The digital core power is controlled by the
PWRDN pin (the bit is disregarded).
1—The bit has priority (the pin is disregarded).
PWRDN, Address 0x0F [5]
Setting the PWRDN bit switches the ADV7184 into a chip-wide
power-down mode. The power-down stops the clock from
entering the digital section of the chip, thereby freezing its
operation. No I2C bits are lost during power-down. The
PWRDN bit also affects the analog blocks and switches them
into low current modes. The I2C interface itself is unaffected
and remains operational in power-down mode.
The ADV7184 leaves the power-down state if the PWRDN bit is
set to 0 (via I2C) or if the overall part is reset using the RESET
pin. Note that PDBP must be set to 1 for the PWRDN bit to
power down the ADV7184.
0 (default)—The chip is operational.
1—The ADV7184 is in chip-wide power-down mode.
ADC Power-Down Control
The ADV7184 contains four 10-bit ADCs (ADC0, ADC1,
ADC2, and ADC3). If required, it is possible to power down
each ADC individually.
In CVBS mode, ADC1 and ADC2 should be powered
down to reduce power consumption.
In S-video mode, ADC2 should be powered down to
reduce power consumption.
PWRDN_ADC_0, Address 0x3A [3]
0 (default)—The ADC is in normal operation.
1—ADC0 is powered down.
PWRDN_ADC_1, Address 0x3A [2]
0 (default)—The ADC is in normal operation.
1—ADC1 is powered down.
PWRDN_ADC_2, Address 0x3A [1]
0 (default)—The ADC is in normal operation.
1—ADC2 is powered down.
PWRDN_ADC_3, Address 0x3A [0]
0 (default)—The ADC is in normal operation.
1—ADC3 is powered down.
FB_PWRDN, Address 0x0F [1]
To achieve a very low power-down current, it is necessary to
prevent activity on toggling input pins from reaching circuitry,
where it could consume current. FB_PWRDN gates signals
from the FB input pin.
0 (default)—The FB input is in normal operation.
1—The FB input is in the power-saving mode.
RESET CONTROL
RES, Chip Reset, Address 0x0F [7]
Setting this bit, which is equivalent to controlling the RESET pin
on the ADV7184, issues a chip reset. All I2C registers are reset to
their default values, making these bits self-clearing. Some register
bits do not have a reset value specified and instead keep the last
value written to them. These bits are marked as having a reset
value of x in the register tables. After the reset sequence, the
part immediately starts to acquire the incoming video signal.
Executing a software reset takes approximately 2 ms. However, it is
recommended to wait 5 ms before performing subsequent I2C writes.
The I2C master controller receives a no acknowledge condition
on the ninth clock cycle when a chip reset is implemented. See
the MPU Port Description section for a full description.
0 (default)—Operation is normal.
1—The reset sequence starts.
GLOBAL PIN CONTROL
Three-State Output Drivers
TOD, Address 0x03 [6]
This bit allows the user to three-state the output drivers of the
ADV7184. Upon setting the TOD bit, the P15 to P0, HS, VS,
FIELD, and SFL pins are three-stated. The ADV7184 also
supports three-stating via a dedicated pin, OE. The output
drivers are three-stated if the TOD bit or the OE pin is set high.
The timing pins (HS, VS, and FIELD) can be forced active via
the TIM_OE bit of Register 0x04. For more information on
three-state control, refer to the Three-State LLC Drivers and the
Timing Signals Output Enable sections. Individual drive
相关PDF资料
PDF描述
ADV7188BSTZ IC DECODER VID MULTIFORM 80LQFP
ADV7189BBSTZ IC VIDEO DECODER SDTV 80-LQFP
ADV7194KSTZ IC ENCODER VIDEO EXT-10 80-LQFP
ADV7202KSTZ IC CODEC VIDEO 10BIT 64LQFP
ADV7311KST IC VID ENC 6-12BIT DAC'S 64LQFP
相关代理商/技术参数
参数描述
ADV7185 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7185KST 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7186 制造商:AD 制造商全称:Analog Devices 功能描述:Video Decoder and Display Processor
ADV7186BBCZ 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话,手机,视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064
ADV7186BBCZ-RL 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话,手机,视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064