参数资料
| 型号： | ADV7184BSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 98/112页 |
| 文件大小： | 0K |
| 描述： | IC DECODER VID SDTV MULTI 80LQFP |
| 标准包装： | 1 |
| 类型： | 视频解码器 |
| 应用： | 投影仪，录音机，安全 |
| 电压 - 电源，模拟： | 3.15 V ~ 3.45 V |
| 电压 - 电源，数字： | 1.65 V ~ 2 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页当前第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页
ADV7184
Rev. A | Page 86 of 112
Bit1
Address
Register
Bit Description
7 6 5 43210Comments
Notes
0x0A
Brightness Register
BRI [7:0]. These bits control the brightness of
the video signal.
0 0 0 0 0 0 0 0
0x00 = 0 mV.
0x7F = +204 mV.
0x80 = 204 mV.
0x0B
Hue Register
HUE [7:0]. These bits contain the value for the
color hue adjustment.
0 0 0 0 0 0 0 0
Hue range = 90° to +90°.
0 Free-run mode dependent on
DEF_VAL_AUTO_EN
DEF_VAL_EN. Default value enable.
1 Force free-run mode on and
output blue screen
0
Disable free-run mode
DEF_VAL_AUTO_EN. Default value.
1
Enable automatic free-run mode
(blue screen)
When lock is lost, free-run mode can
be enabled to output stable timing,
clock, and a set color.
0x0C
Default Value Y
DEF_Y [5:0]. Default value Y. These bits hold
the Y default value.
0 0 1 1 0 1
Y [7:0] = {DEF_Y [5:0], 0, 0}
Default Y value output in free-run
mode.
0x0D
Default Value C
DEF_C [7:0]. Default value C. The Cr and Cb
default values are defined in these bits.
0 1 1 1 1 1 0 0 Cr [7:0] = {DEF_C [7:4], 0, 0, 0, 0}
Cb [7:0] = {DEF_C [3:0], 0, 0, 0, 0}
Default Cb/Cr value output in free-run
mode. Default values give blue screen
output.
Reserved.
0 0 0 0 0 Set as default
0
Access user map
SUB_USR_EN. This bit enables the user to
access the user sub map.
1
Access user sub map
See
0x0E
Analog Devices
Control
Reserved.
0 0
Set as default
Reserved.
0 Set to default
0
FB input operational
FB_PWRDN.
1
FB input in power-saving mode
0
Chip power-down controlled by pin
PDBP. Power-down bit priority. This bit selects
between the PWRDN bit and the PWRDN pin.
1
Bit has priority (pin disregarded)
This bit must be set to 1 for the PWRDN
bit to power down the part.
Reserved.
0 0
Set to default
0
System functional
PWRDN. Power-down. This bit places the
decoder in full power-down mode.
1
Powered down
The PDBP bit must be set to 1 for the
PWRDN bit to power down the part
(see PDBP, 0x0F Bit 2).
Reserved.
0
Set to default
0
Normal operation
0x0F
Power Management
RES. Chip Reset. This bit loads all I2C bits with
default values.
1
Start reset sequence
Executing reset takes approximately
2 ms. This bit is self-clearing.
IN_LOCK.
x
1 = in lock (now)
LOST_LOCK.
x
1 = lost lock (since last read)
FSC_LOCK.
x
1 = FSC lock (now)
FOLLOW_PW.
x
1 = peak white AGC mode active
Provides information about the
internal status of the decoder.
0 0 0
NTSM M/J
0 0 1
NTSC 443
0 1 0
PAL M
0 1 1
PAL 60
1 0 0
PAL B/G/H/I/D
1 0 1
SECAM
1 1 0
PAL Combination N
AD_RESULT [2:0]. Autodetection result. These
bits report the standard of the input video.
1 1 1
SECAM 525
Detected standard.
0x10
Status Register 1
(Read Only)
COL_KILL.
x
1 = color kill is active
Color kill.
0x11
IDENT (Read Only)
IDENT [7:0]. These bits provide identification
on the revision of the part.
x x x x
x
MVCS DET.
x
MV color striping detected
1 = detected.
MVCS T3.
x
MV color striping type
0 = Type 2; 1 = Type 3.
MV_PS DET.
x
MV pseudosync detected
1 = detected.
MV_AGC DET.
x
MV AGC pulses detected
1 = detected.
LL_NSTD.
x
Nonstandard line length
1 = detected.
FSC_NSTD.
x
FSC frequency nonstandard
1 = detected.
0x12
Status Register 2
(Read Only)
Reserved.
x x
0x13
INST_HLOCK.
x
1 = horizontal lock achieved
Unfiltered.
Status Register 3
(Read only)
GEMD.
x
1 = Gemstar data detected
When the GEMD bit goes high, it
remains high until the end of the
active video lines in that field.
SD_OP_50Hz.
x
SD field rate detect
0 = SD 60 Hz detected;
1 = SD 50 Hz detected.
CVBS.
x
Result of composite/S-video
autodetection
0 = Y/C; 1 = CVBS.
相关PDF资料 |
PDF描述 |
|---|---|
| ADV7188BSTZ | IC DECODER VID MULTIFORM 80LQFP |
| ADV7189BBSTZ | IC VIDEO DECODER SDTV 80-LQFP |
| ADV7194KSTZ | IC ENCODER VIDEO EXT-10 80-LQFP |
| ADV7202KSTZ | IC CODEC VIDEO 10BIT 64LQFP |
| ADV7311KST | IC VID ENC 6-12BIT DAC'S 64LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADV7185 | 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7185KST | 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7186 | 制造商:AD 制造商全称:Analog Devices 功能描述:Video Decoder and Display Processor |
| ADV7186BBCZ | 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话，手机，视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064 |
| ADV7186BBCZ-RL | 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话，手机，视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064 |
发布紧急采购，3分钟左右您将得到回复。