参数资料
| 型号： | ADV7184BSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 21/112页 |
| 文件大小： | 0K |
| 描述： | IC DECODER VID SDTV MULTI 80LQFP |
| 标准包装： | 1 |
| 类型： | 视频解码器 |
| 应用： | 投影仪，录音机，安全 |
| 电压 - 电源，模拟： | 3.15 V ~ 3.45 V |
| 电压 - 电源，数字： | 1.65 V ~ 2 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页
ADV7184
Rev. A | Page 16 of 112
ADC_SW_MAN_EN, Manual Input Muxing Enable,
Address 0xC4 [7]
ADC0_SW [3:0], ADC0 Mux Configuration,
Address 0xC3 [3:0]
ADC1_SW [3:0], ADC1 Mux Configuration,
Address 0xC3 [7:4]
ADC2_SW [3:0], ADC2 Mux Configuration,
Address 0xC4 [3:0]
ADC3_SW [3:0], ADC3 Mux Configuration,
Address 0xF3 [7:4]
See Table 11.
XTAL CLOCK INPUT PIN FUNCTIONALITY
XTAL_TTL_SEL, Address 0x13 [2]
The crystal pad is normally part of the crystal oscillator circuit,
powered from a 1.8 V supply. For optimal clock generation, the
slice level of the input buffer of this circuit is at approximately
half the supply voltage, making it incompatible with TLL level
signals.
0 (default)—A crystal is used to generate the ADV7184 clock.
1—An external TTL level clock is supplied. A different input
buffer can be selected that slices at TTL-compatible levels. This
inhibits operation of the crystal oscillator and therefore can
only be used when a clock signal is applied.
28.63636 MHz CRYSTAL OPERATION
EN28XTAL, Address 0x1D [6]
The ADV7184 can operate on two different base crystal
frequencies. Selecting one over the other may be desirable in
systems in which board crosstalk between different components
leads to undesirable interference between video signals. It is
recommended to use a crystal of frequency 28.63636 MHz to clock
the ADV7184.
0 (default)—The crystal frequency is 27 MHz.
1—The crystal frequency is 28.63636 MHz.
ANTIALIASING FILTERS
The ADV7184 has optional antialiasing filters on each of the
four input channels. The filters are designed for SD video with
approximately 6 MHz bandwidth.
A plot of the filter response is shown in Figure 8. The filters
can be individually enabled via I2C under the control of
AA_FILT_EN [3:0].
AA_FILT_EN [0], Address 0xF3 [0]
0 (default)—The filter on Channel 0 is disabled.
1—The filter on Channel 0 is enabled.
AA_FILT_EN [1], Address 0xF3 [1]
0 (default)—The filter on Channel 1 is disabled.
1—The filter on Channel 1 is enabled.
AA_FILT_EN [2], Address 0xF3 [2]
0 (default)—The filter on Channel 2 is disabled.
1—The filter on Channel 2 is enabled.
AA_FILT_EN [3], Address 0xF3 [3]
0 (default)—The filter on Channel 3 is disabled.
1—The filter on Channel 3 is enabled.
1M
1G
05
479
-00
8
FREQUENCY (Hz)
AT
T
E
NUAT
IO
N
(
d
B)
0
–2
–4
–6
–8
–10
–12
–14
–16
–20
–24
–28
–32
–18
–22
–26
–30
–34
–36
–38
–40
–42
–44
–46
–48
–50
10M
100M
–52
RESPONSE OF AA FILTER WITH CALIBRATED CAPACITORS
Figure 8. Frequency Response of Internal ADV7184 Antialiasing Filters
SCART AND FAST BLANKING
The ADV7184 can support simultaneous processing of CVBS
and RGB standard definition signals to enable SCART
compatibility and overlay functionality.
This function is available when INSEL [3:0] is set appropriately
(see Table 9). Timing extraction is always performed by the
ADV7184 on the CVBS signal. However, a combination of the
CVBS and RGB inputs can be mixed and output under the
control of the I2C registers and the FB pin.
Four basic modes are supported:
Static Switch Mode. The FB pin is not used. The timing is
extracted from the CVBS signal, and either the CVBS
content or RGB content can be output under the control of
CVBS_RGB_SEL. This mode allows the selection of a full-
screen picture from either source. Overlay is not possible
in static switch mode.
Fixed Alpha Blending. The FB pin is not used. The timing
is extracted from the CVBS signal, and an alpha blended
combination of the video from the CVBS and RGB sources
is output. This alpha blending is applied to the full screen.
相关PDF资料 |
PDF描述 |
|---|---|
| ADV7188BSTZ | IC DECODER VID MULTIFORM 80LQFP |
| ADV7189BBSTZ | IC VIDEO DECODER SDTV 80-LQFP |
| ADV7194KSTZ | IC ENCODER VIDEO EXT-10 80-LQFP |
| ADV7202KSTZ | IC CODEC VIDEO 10BIT 64LQFP |
| ADV7311KST | IC VID ENC 6-12BIT DAC'S 64LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADV7185 | 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7185KST | 制造商:AD 制造商全称:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7186 | 制造商:AD 制造商全称:Analog Devices 功能描述:Video Decoder and Display Processor |
| ADV7186BBCZ | 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话，手机，视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064 |
| ADV7186BBCZ-RL | 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 产品变化通告:Product Discontinuation 07/Mar/2011 标准包装:3,000 系列:OMNITUNE™ 类型:调谐器 应用:移动电话，手机，视频显示器 安装类型:表面贴装 封装/外壳:65-WFBGA 供应商设备封装:PG-WFSGA-65 包装:带卷 (TR) 其它名称:SP000365064 |
发布紧急采购，3分钟左右您将得到回复。