参数资料
型号: EK-V6-ML630-G-J
厂商: Xilinx Inc
文件页数: 23/65页
文件大小: 0K
描述: VIRTEX-6 HXT FPGA ML630 EVAL KIT
标准包装: 1
系列: Virtex® 6 HXT
类型: FPGA
适用于相关产品: Virtex?-6 XC6VHX565T
所含物品: 板,线缆,软件和文档
Virtex-6 FPGA Data Sheet: DC and Switching Characteristics
Integrated Interface Block for PCI Express Designs Switching Characteristics
More information and documentation on solutions for PCI Express designs can be found at:
Table 39: Maximum Performance for PCI Express Designs
Symbol
Description
-3
Speed Grade
-2 -1
-1L
Units
F PIPECLK
F USERCLK
F DRPCLK
Pipe clock maximum frequency
User clock maximum frequency
DRP clock maximum frequency
250
500
250
250
500
250
250
250
250
250
250
250
MHz
MHz
MHz
System Monitor Analog-to-Digital Converter Specification
Table 40: Analog-to-Digital Specifications
Parameter
Symbol
Comments/Conditions
Min
Typ
Max
Units
AV DD = 2.5V ± 5%, V REFP = 1.25V, V REFN = 0V, ADCCLK = 5.2 MHz, T j = –55°C to 125°C M-Grade, Typical values at T j =+35°C
DC Accuracy: All external input channels. Both unipolar and bipolar modes.
Resolution
10
Bits
Integral Nonlinearity
INL
±1
LSBs
Differential Nonlinearity
DNL
No missing codes (T MIN to T MAX )
±0.9
LSBs
Guaranteed Monotonic
Unipolar Offset Error (1)
Uncalibrated
±2
±30
LSBs
Bipolar Offset Error
Gain Error
Uncalibrated measured in bipolar mode
Uncalibrated - External Reference
Uncalibrated - Internal Reference
±2
±0.2
±2
±30
±2
LSBs
%
%
Bipolar Gain Error
Uncalibrated - External Reference
Uncalibrated - Internal Reference
±0.2
±2
±2
%
%
Total Unadjusted Error
TUE
Deviation from ideal transfer function.
±10
LSBs
(Uncalibrated)
External 1.25V reference
Deviation from ideal transfer function.
±20
LSBs
Internal reference
Total Unadjusted Error
TUE
Deviation from ideal transfer function.
±1
±2
LSBs
(Calibrated)
External 1.25V reference
Calibrated Gain Temperature
Variation of FS code with temperature
±0.01
LSB/°C
Coefficient
DC Common-Mode Reject
CMRR DC
V N = V CM = 0.5V ± 0.5V,
V P – V N = 100mV
70
dB
Conversion Rate (2)
Conversion Time - Continuous
Conversion Time - Event
T/H Acquisition Time
t CONV
t CONV
t ACQ
Number of CLK cycles
Number of CLK cycles
Number of CLK cycles
26
4
32
21
DRP Clock Frequency
ADC Clock Frequency
CLK Duty cycle
DCLK
ADCCLK
DRP clock frequency
Derived from DCLK
8
1
40
80
5.2
60
MHz
MHz
%
DS152 (v3.6) March 18, 2014
Product Specification
23
相关PDF资料
PDF描述
C8051F020-TB BOARD PROTOTYPING W/C8051F020
SDR-T2 SCOTCH CODE REFILL T2
CK-V6-ML628-G-J KIT VIRTEX-6 CHAR ML628 JAPAN
CK-V6-ML623-G BOARD DEV V6 WITH TX
CK-V6-ML623-G-J BOARD DEV V6 WITH TX
相关代理商/技术参数
参数描述
EK-V6-ML631-G 功能描述:VIRTEX-6 HXT FPGA ML631 EVAL KIT RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex® 6 HXT 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V6-ML631-G-J 功能描述:VIRTEX-6 HXT FPGA ML631 EVAL KIT RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex® 6 HXT 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V7-VC707-CES-G 功能描述:VIRTEX-7 VC707 EVAL KIT RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-7 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V7-VC707-CES-G-J 功能描述:VIRTEX-7 VC707 EVAL KIT JAPAN RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-7 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V7-VC707-G 制造商:Xilinx 功能描述:VIRTEX-7 FPGA VC707 EVALUATION KIT - Boxed Product (Development Kits) 制造商:Xilinx 功能描述:KIT EVAL VIRTEX7 VC707 制造商:Xilinx 功能描述:VIRTEX-7 VC707 FPGA EVAL KIT