参数资料
型号: EK-V6-ML630-G-J
厂商: Xilinx Inc
文件页数: 48/65页
文件大小: 0K
描述: VIRTEX-6 HXT FPGA ML630 EVAL KIT
标准包装: 1
系列: Virtex® 6 HXT
类型: FPGA
适用于相关产品: Virtex?-6 XC6VHX565T
所含物品: 板,线缆,软件和文档
Virtex-6 FPGA Data Sheet: DC and Switching Characteristics
Table 58: DSP48E1 Switching Characteristics (Cont’d)
Speed Grade
Symbol
T DSPDO_{PCIN, CARRYCASCIN, MULTSIGNIN}_
{PCOUT, CARRYCASCOUT, MULTSIGNOUT}
Description
{PCIN, CARRYCASCIN,
MULTSIGNIN} input to {PCOUT,
CARRYCASCOUT,
-3
1.28
-2
1.46
-1
(XC)
1.72
-1
(XQ)
1.72
-1L
2.06
Units
ns
MULTSIGNOUT} output
Clock to Outs from Output Register Clock to Output Pins
T DSPCKO_{P, CARRYOUT}_PREG
CLK (PREG) to {P, CARRYOUT}
output
0.38
0.43
0.50
0.50
0.57
ns
T DSPCKO_{PCOUT, CARRYCASCOUT, MULTSIGNOUT}_PREG CLK (PREG) to
{CARRYCASCOUT, PCOUT,
0.50
0.56
0.66
0.66
0.76
ns
MULTSIGNOUT} output
Clock to Outs from Pipeline Register Clock to Output Pins
T DSPCKO_{P, CARRYOUT}_MREG
CLK (MREG) to {P, CARRYOUT}
output
1.72
1.96
2.30
2.30
2.69
ns
T DSPCKO_{PCOUT, CARRYCASCOUT, MULTSIGNOUT}_MREG CLK (MREG) to {PCOUT,
CARRYCASCOUT,
1.81
2.06
2.43
2.43
2.88
ns
MULTSIGNOUT} output
T DSPCKO_{P, CARRYOUT}_ADREG_MULT
T DSPCKO_{PCOUT, CARRYCASCOUT,
MULTSIGNOUT}_ADREG_MULT
CLK (ADREG) to {P,
CARRYOUT} output
CLK (ADREG) to {PCOUT,
CARRYCASCOUT,
MULTSIGNOUT} output
2.79
2.87
3.16
3.26
3.72
3.84
3.72
3.84
4.32
4.51
ns
ns
Clock to Outs from Input Register Clock to Output Pins
T DSPCKO_{P, CARRYOUT}_{AREG, BREG}_MULT
CLK (AREG, BREG) to {P,
CARRYOUT} output using
3.97
4.52
5.36
5.36
6.20
ns
multiplier
T DSPCKO_{P, CARRYOUT}_{AREG, BREG}
CLK (AREG, BREG) to {P,
CARRYOUT} output not using
1.70
1.93
2.27
2.27
2.65
ns
multiplier
T DSPCKO_{P, CARRYOUT}_CREG
T DSPCKO_{P, CARRYOUT}_DREG_MULT
CLK (CREG) to {P, CARRYOUT}
output
CLK (DREG) to {P, CARRYOUT}
output
1.70
3.89
1.93
4.44
2.27
5.25
2.27
5.25
2.80
6.07
ns
ns
Clock to Outs from Input Register Clock to Cascading Output Pins
T DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}
T DSPCKO_{PCOUT, CARRYCASCOUT,
MULTSIGNOUT}_{AREG, BREG}_MULT
CLK (AREG, BREG) to {P,
CARRYOUT} output
CLK (AREG, BREG) to {PCOUT,
CARRYCASCOUT,
MULTSIGNOUT} output using
0.66
4.05
0.76
4.63
0.89
5.49
0.89
5.49
1.01
6.39
ns
ns
multiplier
T DSPCKO_{PCOUT, CARRYCASCOUT,
MULTSIGNOUT}_{AREG, BREG}
CLK (AREG, BREG) to {PCOUT,
CARRYCASCOUT,
MULTSIGNOUT} output not
1.79
2.03
2.40
2.40
2.84
ns
using multiplier
T DSPCKO_{PCOUT, CARRYCASCOUT,
MULTSIGNOUT}_DREG_MULT
CLK (DREG) to {PCOUT,
CARRYCASCOUT,
MULTSIGNOUT} output using
3.98
4.54
5.38
5.38
6.26
ns
multiplier
T DSPCKO_{PCOUT, CARRYCASCOUT, MULTSIGNOUT}_CREG CLK (CREG) to {PCOUT,
CARRYCASCOUT,
1.78
2.03
2.40
2.40
2.99
ns
MULTSIGNOUT} output
DS152 (v3.6) March 18, 2014
Product Specification
48
相关PDF资料
PDF描述
C8051F020-TB BOARD PROTOTYPING W/C8051F020
SDR-T2 SCOTCH CODE REFILL T2
CK-V6-ML628-G-J KIT VIRTEX-6 CHAR ML628 JAPAN
CK-V6-ML623-G BOARD DEV V6 WITH TX
CK-V6-ML623-G-J BOARD DEV V6 WITH TX
相关代理商/技术参数
参数描述
EK-V6-ML631-G 功能描述:VIRTEX-6 HXT FPGA ML631 EVAL KIT RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex® 6 HXT 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V6-ML631-G-J 功能描述:VIRTEX-6 HXT FPGA ML631 EVAL KIT RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex® 6 HXT 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V7-VC707-CES-G 功能描述:VIRTEX-7 VC707 EVAL KIT RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-7 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V7-VC707-CES-G-J 功能描述:VIRTEX-7 VC707 EVAL KIT JAPAN RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-7 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V7-VC707-G 制造商:Xilinx 功能描述:VIRTEX-7 FPGA VC707 EVALUATION KIT - Boxed Product (Development Kits) 制造商:Xilinx 功能描述:KIT EVAL VIRTEX7 VC707 制造商:Xilinx 功能描述:VIRTEX-7 VC707 FPGA EVAL KIT