参数资料
型号: EK-V6-ML630-G-J
厂商: Xilinx Inc
文件页数: 37/65页
文件大小: 0K
描述: VIRTEX-6 HXT FPGA ML630 EVAL KIT
标准包装: 1
系列: Virtex® 6 HXT
类型: FPGA
适用于相关产品: Virtex?-6 XC6VHX565T
所含物品: 板,线缆,软件和文档
Virtex-6 FPGA Data Sheet: DC and Switching Characteristics
Table 48: Output Delay Measurement Methodology (Cont’d)
Description
HT (HyperTransport), 2.5V
LVPECL (Low-Voltage Positive Emitter-Coupled Logic),
I/O Standard
Attribute
LDT_25
LVPECL_25
R REF
( Ω )
100
100
C REF (1)
(pF)
0
0
V MEAS
(V)
0 (2)
0 (2)
V REF
(V)
0.6
0
2.5V
LVDCI/HSLVDCI, 2.5V
LVDCI/HSLVDCI, 1.8V
LVDCI/HSLVDCI, 1.5V
LVDCI_25, HSLVDCI_25
LVDCI_18, HSLVDCI_18
LVDCI_15, HSLVDCI_15
1M
1M
1M
0
0
0
1.25
0.9
0.75
0
0
0
HSTL (High-Speed Transceiver Logic), Class I & II, with DCI HSTL_I_DCI, HSTL_II_DCI
50
0
V REF
0.75
HSTL, Class III, with DCI
HSTL, Class I & II, 1.8V, with DCI
HSTL, Class III, 1.8V, with DCI
HSTL_III_DCI
HSTL_I_DCI_18, HSTL_II_DCI_18
HSTL_III_DCI_18
50
50
50
0
0
0
0.9
V REF
1.1
1.5
0.9
1.8
SSTL (Stub Series Termi.Logic), Class I & II, 1.8V, with DCI SSTL18_I_DCI, SSTL18_II_DCI
50
0
V REF
0.9
SSTL, Class I & II, 2.5V, with DCI
SSTL2_I_DCI, SSTL2_II_DCI
50
0
V REF
1.25
Notes:
1.
2.
C REF is the capacitance of the probe, nominally 0 pF.
The value given is the differential output voltage.
Input/Output Logic Switching Characteristics
Table 49: ILOGIC Switching Characteristics
Symbol
Description
-3
Speed Grade
-2 -1
-1L
Units
Setup/Hold
T ICE1CK /T ICKCE1
T ISRCK /T ICKSR
T IDOCK /T IOCKD
T IDOCKD /T IOCKDD
CE1 pin Setup/Hold with respect to CLK
SR pin Setup/Hold with respect to CLK
D pin Setup/Hold with respect to CLK without Delay
DDLY pin Setup/Hold with respect to CLK (using IODELAY)
0.21/
0.03
0.66/
–0.08
0.07/
0.41
0.10/
0.32
0.25/
0.04
0.78/
–0.08
0.08/
0.46
0.12/
0.36
0.27/
0.04
0.96/
–0.08
0.10/
0.54
0.14/
0.42
0.31/
0.05
1.09/
–0.11
0.11/
0.64
0.16/
0.50
ns
ns
ns
ns
Combinatorial
T IDI
T IDID
D pin to O pin propagation delay, no Delay
DDLY pin to O pin propagation delay (using IODELAY)
0.15
0.19
0.17
0.22
0.20
0.25
0.23
0.28
ns
ns
Sequential Delays
T IDLO
T IDLOD
T ICKQ
T RQ_ILOGIC
T GSRQ_ILOGIC
D pin to Q1 pin using flip-flop as a latch without Delay
DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY)
CLK to Q outputs
SR pin to OQ/TQ out
Global Set/Reset to Q outputs
0.48
0.52
0.54
0.85
7.60
0.54
0.58
0.61
0.97
7.60
0.64
0.68
0.70
1.15
10.51
0.73
0.78
0.93
1.32
10.51
ns
ns
ns
ns
ns
Set/Reset
T RPW_ILOGIC
Minimum Pulse Width, SR inputs
0.78
0.95
1.20
1.30
ns, Min
DS152 (v3.6) March 18, 2014
Product Specification
37
相关PDF资料
PDF描述
C8051F020-TB BOARD PROTOTYPING W/C8051F020
SDR-T2 SCOTCH CODE REFILL T2
CK-V6-ML628-G-J KIT VIRTEX-6 CHAR ML628 JAPAN
CK-V6-ML623-G BOARD DEV V6 WITH TX
CK-V6-ML623-G-J BOARD DEV V6 WITH TX
相关代理商/技术参数
参数描述
EK-V6-ML631-G 功能描述:VIRTEX-6 HXT FPGA ML631 EVAL KIT RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex® 6 HXT 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V6-ML631-G-J 功能描述:VIRTEX-6 HXT FPGA ML631 EVAL KIT RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex® 6 HXT 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V7-VC707-CES-G 功能描述:VIRTEX-7 VC707 EVAL KIT RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-7 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V7-VC707-CES-G-J 功能描述:VIRTEX-7 VC707 EVAL KIT JAPAN RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-7 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V7-VC707-G 制造商:Xilinx 功能描述:VIRTEX-7 FPGA VC707 EVALUATION KIT - Boxed Product (Development Kits) 制造商:Xilinx 功能描述:KIT EVAL VIRTEX7 VC707 制造商:Xilinx 功能描述:VIRTEX-7 VC707 FPGA EVAL KIT