参数资料
型号: EK-V6-ML630-G-J
厂商: Xilinx Inc
文件页数: 43/65页
文件大小: 0K
描述: VIRTEX-6 HXT FPGA ML630 EVAL KIT
标准包装: 1
系列: Virtex® 6 HXT
类型: FPGA
适用于相关产品: Virtex?-6 XC6VHX565T
所含物品: 板,线缆,软件和文档
Virtex-6 FPGA Data Sheet: DC and Switching Characteristics
CLB Distributed RAM Switching Characteristics (SLICEM Only)
Table 55: CLB Distributed RAM Switching Characteristics
Symbol
Description
-3
Speed Grade
-2 -1
-1L
Units
Sequential Delays
T SHCKO
T SHCKO_1
Clock to A – B outputs
Clock to AMUX – BMUX outputs
0.92
1.19
1.10
1.40
1.36
1.71
1.49
1.87
ns, Max
ns, Max
Setup and Hold Times Before/After Clock CLK
T DS /T DH
T AS /T AH
T WS /T WH
T CECK /T CKCE
A – D inputs to CLK
Address An inputs to clock
WE input to clock
CE input to CLK
0.62/0.18
0.19/0.52
0.27/0.00
0.28/–0.01
0.72/0.20
0.22/0.59
0.32/0.00
0.34/–0.01
0.88/0.22
0.27/0.66
0.40/0.00
0.41/–0.01
0.98/0.23
0.30/0.75
0.47/–0.03
0.48/–0.05
ns, Min
ns, Min
ns, Min
ns, Min
Clock CLK
T MPW
T MCP
Minimum pulse width
Minimum clock period
0.70
1.40
0.82
1.64
1.00
2.00
1.04
2.08
ns, Min
ns, Min
Notes:
1.
2.
A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is
listed, there is no positive hold time.
T SHCKO also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.
CLB Shift Register Switching Characteristics (SLICEM Only)
Table 56: CLB Shift Register Switching Characteristics
Symbol
Description
-3
Speed Grade
-2 -1
-1L
Units
Sequential Delays
T REG
T REG_MUX
T REG_M31
Clock to A – D outputs
Clock to AMUX – DMUX output
Clock to DMUX output via M31 output
1.11
1.37
1.08
1.30
1.60
1.27
1.58
1.93
1.55
1.74
2.12
1.74
ns, Max
ns, Max
ns, Max
Setup and Hold Times Before/After Clock CLK
T WS /T WH
WE input
0.05/0.00
0.07/0.00
0.09/0.00
0.11/0.03
ns, Min
T CECK /T CKCE
CE input to CLK
0.06/–0.01 0.08/–0.01 0.10/–0.01
0.12/0.02
ns, Min
T DS /T DH
A – D inputs to CLK
0.64/0.18
0.76/0.21
0.94/0.24
1.07/0.23
ns, Min
Clock CLK
T MPW
Minimum pulse width
0.60
0.70
0.85
0.89
ns, Min
Notes:
1.
A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is
listed, there is no positive hold time.
DS152 (v3.6) March 18, 2014
Product Specification
43
相关PDF资料
PDF描述
C8051F020-TB BOARD PROTOTYPING W/C8051F020
SDR-T2 SCOTCH CODE REFILL T2
CK-V6-ML628-G-J KIT VIRTEX-6 CHAR ML628 JAPAN
CK-V6-ML623-G BOARD DEV V6 WITH TX
CK-V6-ML623-G-J BOARD DEV V6 WITH TX
相关代理商/技术参数
参数描述
EK-V6-ML631-G 功能描述:VIRTEX-6 HXT FPGA ML631 EVAL KIT RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex® 6 HXT 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V6-ML631-G-J 功能描述:VIRTEX-6 HXT FPGA ML631 EVAL KIT RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex® 6 HXT 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V7-VC707-CES-G 功能描述:VIRTEX-7 VC707 EVAL KIT RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-7 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V7-VC707-CES-G-J 功能描述:VIRTEX-7 VC707 EVAL KIT JAPAN RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-7 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V7-VC707-G 制造商:Xilinx 功能描述:VIRTEX-7 FPGA VC707 EVALUATION KIT - Boxed Product (Development Kits) 制造商:Xilinx 功能描述:KIT EVAL VIRTEX7 VC707 制造商:Xilinx 功能描述:VIRTEX-7 VC707 FPGA EVAL KIT