参数资料
型号: RC28F00BM29EWHA
厂商: Micron Technology Inc
文件页数: 33/75页
文件大小: 0K
描述: IC FLASH 2GBIT 100NS 64FBGA
标准包装: 184
系列: Axcell™
格式 - 存储器: 闪存
存储器类型: 闪存 - 或非
存储容量: 2G(256M x 8,128M x 16)
速度: 100ns
接口: 并联
电源电压: 2.7 V ~ 3.6 V
工作温度: -40°C ~ 85°C
封装/外壳: 64-LBGA
供应商设备封装: 64-FBGA(11x13)
包装: 托盘

256Mb, 512Mb, 1Gb, 2Gb: 3V Embedded Parallel NOR Flash
Erase Operations
The system may also issue the AUTO SELECT command sequence when the device is in
program suspend mode. The system can read as many auto select codes as required.
When the device exits auto select mode, the device reverts to program suspend mode
and is ready for another valid operation.
The PROGRAM SUSPEND operation is aborted by performing a device reset or power-
down. In this case, data integrity cannot be ensured, and it is recommended that the
words or bytes that were aborted be reprogrammed.
PROGRAM RESUME Command
The PROGRAM RESUME (30h) command must be issued to exit a program suspend
mode and resume a PROGRAM operation. The controller can use DQ7 or DQ6 status
bits to determine the status of the PROGRAM operation. After a PROGRAM RESUME
command is issued, subsequent PROGRAM RESUME commands are ignored. Another
PROGRAM SUSPEND command can be issued after the device has resumed program-
ming.
Erase Operations
CHIP ERASE Command
The CHIP ERASE (80/10h) command erases the entire chip. Six bus WRITE operations
are required to issue the command and start the program/erase controller.
Protected blocks are not erased. If all blocks are protected, the CHIP ERASE operation
appears to start, but will terminate within approximately100 μ s, leaving the data un-
changed. No error is reported when protected blocks are not erased.
During the CHIP ERASE operation, the device ignores all other commands, including
ERASE SUSPEND. It is not possible to abort the operation. All bus READ operations dur-
ing CHIP ERASE output the status register on the data I/Os. See the Status Register sec-
tion for more details.
After the CHIP ERASE operation completes, the device returns to read mode, unless an
error has occurred. If an error occurs, the device will continue to output the status regis-
ter. A READ/RESET command must be issued to reset the error condition and return to
read mode.
The CHIP ERASE command sets all of the bits in unprotected blocks of the device to 1.
All previous data is lost.
The operation is aborted by performing a reset or by powering-down the device. In this
case, data integrity cannot be ensured, and it is recommended that the entire chip be
erased again.
UNLOCK BYPASS CHIP ERASE Command
When the device is in unlock bypass mode, the UNLOCK BYPASS CHIP ERASE (80/10h)
command can be used to erase all memory blocks at one time. The command requires
only two bus WRITE operations instead of six using the standard CHIP ERASE com-
mand. The final bus WRITE operation starts the program/erase controller.
PDF: 09005aef849b4b09
m29ew_256mb_2gb.pdf - Rev. B 8/12 EN
33
Micron Technology, Inc. reserves the right to change products or specifications without notice.
? 2012 Micron Technology, Inc. All rights reserved.
相关PDF资料
PDF描述
RDK-242 KIT REF DESIGN VG TOPSWITCH-JX
RJCSE538001 CONN MOD JACK 8P8C SMT R/A
RJE031882420 CONN MOD JACK 8P/8C S-FLANGES
RJE051660310 CONN MOD JACK 6P/6C UNSHIELDED
RJE051880110 CONN MOD JACK 8/8 R/A UNSHIELDED
相关代理商/技术参数
参数描述
RC28F128J3A_13 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash?? Memory
RC28F128J3A-110 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
RC28F128J3A-115 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
RC28F128J3A-120 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
RC28F128J3A-125 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash Memory (J3)