- 您现在的位置：买卖IC网 > PDF目录192306 > S71PL129JC0BFW9Z2 (SPANSION LLC) Stacked Multi-Chip Product (MCP) Flash Memory PDF资料下载
参数资料
| 型号： | S71PL129JC0BFW9Z2 |
| 厂商： | SPANSION LLC |
| 元件分类： | 存储器 |
| 英文描述： | Stacked Multi-Chip Product (MCP) Flash Memory |
| 中文描述： | SPECIALTY MEMORY CIRCUIT, PBGA64 |
| 封装： | 8 X 11.60 MM, 1.20 MM HEIGHT, LEAD FREE, FBGA-64 |
| 文件页数： | 103/153页 |
| 文件大小： | 3651K |
| 代理商： | S71PL129JC0BFW9Z2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页当前第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页
October 28, 2005 S71PL129Jxx_00_A8
S71PL129JC0/S71PL129JB0/S71PL129JA0
51
Advance
Informatio n
operation using the DQ7 or DQ6 status bits, just as in the standard Word Program
operation. See “Write Operation Status” on page 56 for more information.
In the erase-suspend-read mode, the system can also issue the autoselect com-
mand sequence. The device allows reading autoselect codes even at addresses
within erasing sectors, since the codes are not stored in the memory array. When
the device exits the autoselect mode, the device reverts to the Erase Suspend
mode, and is ready for another valid operation. See “Secured Silicon Sector Ad-
dresses” on page 29 and “Autoselect Command Sequence” on page 46 for details.
To resume the sector erase operation, the system must write the Erase Resume
command (address bits are don’t care). The bank address of the erase-sus-
pended bank is required when writing this command. Further writes of the
Resume command are ignored. Another Erase Suspend command can be written
after the chip has resumed erasing.
Password Program Command
The Password Program Command permits programming the password that is
used as part of the hardware protection scheme. The actual password is 64-bits
long. Four Password Program commands are required to program the password.
The system must enter the unlock cycle, password program command (38h) and
the program address/data for each portion of the password when programming.
There are no provisions for entering the 2-cycle unlock cycle, the password pro-
gram command, and all the password data. There is no special addressing order
required for programming the password. Also, when the password is undergoing
programming, Simultaneous Operation is disabled. Read operations to any mem-
ory location will return the programming status. Once programming is complete,
the user must issue a Read/Reset command to return the device to normal oper-
ation. Once the Password is written and verified, the Password Mode Locking Bit
must be set in order to prevent verification. The Password Program Command is
only capable of programming “0”s. Programming a “1” after a cell is programmed
as a “0” results in a time-out by the Embedded Program Algorithm with the cell
remaining as a “0”. The password is all ones when shipped from the factory. All
64-bit password combinations are valid as a password.
Password Verify Command
The Password Verify Command is used to verify the Password. The Password is
verifiable only when the Password Mode Locking Bit is not programmed. If the
Password Mode Locking Bit is programmed and the user attempts to verify the
Password, the device will always drive all F’s onto the DQ data bus.
The Password Verify command is permitted if the Secured Silicon sector is en-
abled. Also, the device will not operate in Simultaneous Operation when the
Password Verify command is executed. Only the password is returned regardless
of the bank address. The lower two address bits (A1-A0) are valid during the
Password Verify. Writing the Read/Reset command returns the device back to
normal operation.
Password Protection Mode Locking Bit Program Command
The Password Protection Mode Locking Bit Program Command programs the
Password Protection Mode Locking Bit, which prevents further verifies or updates
to the Password. Once programmed, the Password Protection Mode Locking Bit
cannot be erased! If the Password Protection Mode Locking Bit is verified as pro-
gram without margin, the Password Protection Mode Locking Bit Program
相关PDF资料 |
PDF描述 |
|---|---|
| S71PL129NC0HFW4U3 | SPECIALTY MEMORY CIRCUIT, PBGA64 |
| S71PL191HB0BFI100 | SPECIALTY MEMORY CIRCUIT, PBGA73 |
| S71VS128RC0ZHK203 | SPECIALTY MEMORY CIRCUIT, PBGA56 |
| S71VS128RC0ZHK2L2 | SPECIALTY MEMORY CIRCUIT, PBGA56 |
| S71WS512ND0BAWEH | SPECIALTY MEMORY CIRCUIT, PBGA84 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S71PL129JC0BFW9Z3 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129N | 制造商:SPANSION 制造商全称:SPANSION 功能描述:256/128/128兆位(16/8/8米x16位元)的CMOS 3.0电压只有同时读/写,页面模式闪存 |
| S71PL129NB0 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit MCPs |
| S71PL129NB0HAW5B0 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit MCPs |
| S71PL129NB0HAW5B2 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit MCPs |
发布紧急采购，3分钟左右您将得到回复。