- 您现在的位置：买卖IC网 > PDF目录192306 > S71PL129JC0BFW9Z2 (SPANSION LLC) Stacked Multi-Chip Product (MCP) Flash Memory PDF资料下载
参数资料
| 型号： | S71PL129JC0BFW9Z2 |
| 厂商： | SPANSION LLC |
| 元件分类： | 存储器 |
| 英文描述： | Stacked Multi-Chip Product (MCP) Flash Memory |
| 中文描述： | SPECIALTY MEMORY CIRCUIT, PBGA64 |
| 封装： | 8 X 11.60 MM, 1.20 MM HEIGHT, LEAD FREE, FBGA-64 |
| 文件页数： | 107/153页 |
| 文件大小： | 3651K |
| 代理商： | S71PL129JC0BFW9Z2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页当前第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页
October 28, 2005 S71PL129Jxx_00_A8
S71PL129JC0/S71PL129JB0/S71PL129JA0
55
Advance
Informatio n
4. During unlock and command cycles, when lower address bits are 555 or 2AAh as shown in table, address bits higher than
A11 (except where BA is required) and data bits higher than DQ7 are don’t cares.
5. No unlock or command cycles required when bank is reading array data.
6. The Reset command is required to return to reading array (or to erase-suspend-read mode if previously in Erase Suspend)
when bank is in autoselect mode, or if DQ5 goes high (while bank is providing status information).
7. Fourth cycle of autoselect command sequence is a read cycle. System must provide bank address to obtain manufacturer ID
or device ID information. See “Autoselect Command Sequence” on page 46 for more information.
8. The data is DQ6=1 for factory and customer locked and DQ7=1 for factory locked.
9. The data is 00h for an unprotected sector group and 01h for a protected sector group.
10. Device ID must be read across cycles 4, 5, and 6. PL129J (X0Eh = 2221h, X0Fh = 2200h).
11. System may read and program in non-erasing sectors, or enter autoselect mode, when in Program/Erase Suspend mode.
Program/Erase Suspend command is valid only during a sector erase operation, and requires bank address.
12. Program/Erase Resume command is valid only during Erase Suspend mode, and requires bank address.
13. Command is valid when device is ready to read array data or when device is in autoselect mode.
14. WP#/ACC must be at VID during the entire operation of command.
15. Unlock Bypass Entry command is required prior to any Unlock Bypass operation. Unlock Bypass Reset command is required
to return to the reading array.
Legend:
DYB = Dynamic Protection Bit
OW = Address (A7:A0) is (00011010)
PD[3:0] = Password Data (1 of 4 portions)
PPB = Persistent Protection Bit
Table 13. Sector Protection Command Definitions
Command (Notes)
Cy
cle
s
Bus Cycles (Notes 1-4)
Addr Data Addr Data Addr Data Addr Data Addr Data Addr Data Addr Data
Reset
1
XXX
F0
Secured Silicon Sector Entry
3
555
AA
2AA
55
555
88
Secured Silicon Sector Exit
4
555
AA
2AA
55
555
90
XX
00
Secured Silicon Protection Bit Program
(Notes 5, 6)
6
555
AA
2AA
55
555
60
OW
68
OW
48
OW
RD
(0)
Secured Silicon Protection Bit Status
5
555
AA
2AA
55
555
60
OW
48
OW
RD
(0)
4
555
AA
2AA
55
555
38
XX
[0-3]
PD
[0-3]
4
555
AA
2AA
55
555
C8
PWA
[0-3]
PWD
[0-3]
7
555
AA
2AA
55
555
28
PWA
[0]
PWD
[0]
PWA
[1]
PWD
[1]
PWA
[2]
PWD
[2]
PWA
[3]
PWD
[3]
PPB Program (Notes 5, 6, 12)
6
555
AA
2AA
55
555
60
(SA)
WP
68
(SA)
WP
48
(SA)
WP
RD
(0)
PPB Status
4
555
AA
2AA
55
555
90
(SA)
WP
RD
(0)
6
555
AA
2AA
55
555
60
WP
60
(SA)
40
(SA)
WP
RD
(0)
PPB Lock Bit Set
3
555
AA
2AA
55
555
78
PPB Lock Bit Status (Note 15)
4
555
AA
2AA
55
555
58
SA
RD
(1)
DYB Write (Note 7)
4
555
AA
2AA
55
555
48
SA
X1
DYB Erase (Note 7)
4
555
AA
2AA
55
555
48
SA
X0
DYB Status (Note 6)
4
555
AA
2AA
55
555
58
SA
RD
(0)
6
555
AA
2AA
55
555
60
PL
68
PL
48
PL
RD
(0)
PPMLB Status (Note 5)
5
555
AA
2AA
55
555
60
PL
48
PL
RD
(0)
SPMLB Program (Notes 5, 6, 12)
6
555
AA
2AA
55
555
60
SL
68
SL
48
SL
RD
(0)
SPMLB Status (Note 5)
5
555
AA
2AA
55
555
60
SL
48
SL
RD
(0)
相关PDF资料 |
PDF描述 |
|---|---|
| S71PL129NC0HFW4U3 | SPECIALTY MEMORY CIRCUIT, PBGA64 |
| S71PL191HB0BFI100 | SPECIALTY MEMORY CIRCUIT, PBGA73 |
| S71VS128RC0ZHK203 | SPECIALTY MEMORY CIRCUIT, PBGA56 |
| S71VS128RC0ZHK2L2 | SPECIALTY MEMORY CIRCUIT, PBGA56 |
| S71WS512ND0BAWEH | SPECIALTY MEMORY CIRCUIT, PBGA84 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S71PL129JC0BFW9Z3 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129N | 制造商:SPANSION 制造商全称:SPANSION 功能描述:256/128/128兆位(16/8/8米x16位元)的CMOS 3.0电压只有同时读/写,页面模式闪存 |
| S71PL129NB0 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit MCPs |
| S71PL129NB0HAW5B0 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit MCPs |
| S71PL129NB0HAW5B2 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit MCPs |
发布紧急采购，3分钟左右您将得到回复。