参数资料
型号: S71PL129JC0BFW9Z2
厂商: SPANSION LLC
元件分类: 存储器
英文描述: Stacked Multi-Chip Product (MCP) Flash Memory
中文描述: SPECIALTY MEMORY CIRCUIT, PBGA64
封装: 8 X 11.60 MM, 1.20 MM HEIGHT, LEAD FREE, FBGA-64
文件页数: 98/153页
文件大小: 3651K
代理商: S71PL129JC0BFW9Z2
October 28, 2005 S71PL129Jxx_00_A8
S71PL129JC0/S71PL129JB0/S71PL129JA0
47
Advance
Informatio n
Any commands written to the device during the Embedded Program Algorithm
are ignored. Note that a hardware reset immediately terminates the program
operation. The program command sequence should be reinitiated once that bank
has returned to the read mode, to ensure data integrity. Note that the Secured
Silicon Sector, autoselect and CFI functions are unavailable when the Secured Sil-
icon Sector is enabled.
Programming is allowed in any sequence and across sector boundaries. A bit
cannot be programmed from “0” back to a “1.” Attempting to do so may
cause that bank to set DQ5 = 1, or cause the DQ7 and DQ6 status bits to indicate
the operation was successful. However, a succeeding read shows that the data is
still “0.” Only erase operations can convert a “0” to a “1.”
Unlock Bypass Command Sequence
The unlock bypass feature allows the system to program data to a bank faster
than using the standard program command sequence. The unlock bypass com-
mand sequence is initiated by first writing two unlock cycles. This is followed by
a third write cycle containing the unlock bypass command, 20h. That bank then
enters the unlock bypass mode. A two-cycle unlock bypass program command
sequence is all that is required to program in this mode. The first cycle in this se-
quence contains the unlock bypass program command, A0h; the second cycle
contains the program address and data. Additional data is programmed in the
same manner. This mode dispenses with the initial two unlock cycles required in
the standard program command sequence, resulting in faster total programming
time. Table 12 shows the requirements for the command sequence.
During the unlock bypass mode, only the Unlock Bypass Program and Unlock By-
pass Reset commands are valid. To exit the unlock bypass mode, the system
must issue the two-cycle unlock bypass reset command sequence. (Table 13)
The device offers accelerated program operations through the WP#/ACC pin.
When the system asserts VHH on the WP#/ACC pin, the device automatically en-
ters the Unlock Bypass mode. The system may then write the two-cycle Unlock
Bypass program command sequence. The device uses the higher voltage on the
WP#/ACC pin to accelerate the operation. Note that the WP#/ACC pin must not
be at VHH any operation other than accelerated programming, or device damage
may result. In addition, the WP#/ACC pin must not be left floating or uncon-
nected; inconsistent behavior of the device may result.
Figure 4 illustrates the algorithm for the program operation. See the Erase/Pro-
gram Operations table in AC Characteristics for parameters, and Figure 14 for
timing diagrams.
相关PDF资料
PDF描述
S71PL129NC0HFW4U3 SPECIALTY MEMORY CIRCUIT, PBGA64
S71PL191HB0BFI100 SPECIALTY MEMORY CIRCUIT, PBGA73
S71VS128RC0ZHK203 SPECIALTY MEMORY CIRCUIT, PBGA56
S71VS128RC0ZHK2L2 SPECIALTY MEMORY CIRCUIT, PBGA56
S71WS512ND0BAWEH SPECIALTY MEMORY CIRCUIT, PBGA84
相关代理商/技术参数
参数描述
S71PL129JC0BFW9Z3 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory
S71PL129N 制造商:SPANSION 制造商全称:SPANSION 功能描述:256/128/128兆位(16/8/8米x16位元)的CMOS 3.0电压只有同时读/写,页面模式闪存
S71PL129NB0 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit MCPs
S71PL129NB0HAW5B0 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit MCPs
S71PL129NB0HAW5B2 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit MCPs