- 您现在的位置：买卖IC网 > PDF目录85252 > SDED7-256M-N9T (SANDISK CORP) FLASH MEMORY DRIVE CONTROLLER, PBGA115 PDF资料下载
参数资料
| 型号： | SDED7-256M-N9T |
| 厂商： | SANDISK CORP |
| 元件分类： | 存储控制器/管理单元 |
| 英文描述： | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| 封装： | 12 X 9 MM, 1.20 MM HEIGHT, FBGA-115 |
| 文件页数： | 19/87页 |
| 文件大小： | 1675K |
| 代理商： | SDED7-256M-N9T |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页
Rev. 1.2
Theory of Operation
mDOC H3 EFD Featuring Embedded TrueFFS Data Sheet
26
92-DS-1205-10
Flash IF – Physical interface to the Flash Media.
Power and Timing – Analog and clock circuits to provide power and timing for the
H3 controller and flash.
Embedded CPU – Runs Embedded TrueFFS SW and mDOC H3 controller
firmware.
3.2
Host Interface
3.2.1
Demux (NOR-Like) Interface
The host interface block provides an easy-to-integrate NOR-like (also SRAM and EEPROM-
like) interface to mDOC H3, enabling various CPU interfaces, such as a local bus, ISA bus, NOR
interface, SRAM interface, EEPROM interface or any other compatible interface. In addition, the
NOR-like interface enables direct access to the Programmable Boot Block to permit XIP
(Execute-In-Place) functionality during system initialization.
A1-A16 address lines enable access to the mDOC H3 128KB memory window. When migrating
from mDOC G3/G4/H1 without changing the PCB, thus using only A1-A12 address lines,
mDOC H3 exports 8KB memory window, like in mDOC G3/G4 and H1.
The Chip Enable (CE#), Write Enable (WE#) and Output Enable (OE#) signals trigger read and
write cycles. A write cycle occurs while both the CE# and the WE# inputs are asserted.
Similarly, a read cycle occurs while both the CE# and OE# inputs are asserted. Note that mDOC
H3 does not require a clock signal. The CE#, WE# and OE# signals trigger the controller (e.g.,
system interface block, bus control and data pipeline) and flash access.
The Reset-In (RSTIN#) and Busy (BUSY#) control signals are used in the reset phase.
The Interrupt Request (IRQ#) signal is used to indicate completion of assorted operations. Using
this signal frees the CPU to run other tasks, continuing read/write operations with mDOC H3
only after the IRQ# signal has been asserted and an interrupt handling routine (implemented in
the OS) has been called to return control to the DOC Driver.
The DMARQ# output is used to control DMA operations, and the CLK input is used to support
Burst operation when reading flash data. See Section 10.3 for further information.
3.2.2
Multiplexed Interface
In this configuration, the address and data signals are multiplexed. The AVD# input is driven by
the host AVD# signal, and the D[15:0] signals, used for both address inputs and data, are
connected to the host AD[15:0] bus. While AVD# is asserted, the host drives AD[15:0] with bits
[16:1] of the address.
This interface is automatically used when a falling edge is detected on AVD#. This edge must
occur after RSTIN# is de-asserted and before the first read or write cycle to the controller.
相关PDF资料 |
PDF描述 |
|---|---|
| SDED7-256M-N9Y | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| SPMC68336AVFT20 | 32-BIT, MROM, 20.97 MHz, MICROCONTROLLER, PQFP160 |
| SPMC68336GCFT20 | 32-BIT, MROM, 20.97 MHz, MICROCONTROLLER, PQFP160 |
| SC104002VPVR2 | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP112 |
| S9S12XF512J0MLH | MICROCONTROLLER, QFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SDED7-256M-N9Y | 功能描述:IC MDOC H3 256MB FBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:150 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 线串口 电源电压:2.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-VFDFN 裸露焊盘 供应商设备封装:8-DFN（2x3） 包装:管件 产品目录页面:1445 (CN2011-ZH PDF) |
| SDED7-512M-NAT | 功能描述:IC MDOC H3 512MB FBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:150 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 线串口 电源电压:2.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-VFDFN 裸露焊盘 供应商设备封装:8-DFN（2x3） 包装:管件 产品目录页面:1445 (CN2011-ZH PDF) |
| SDED7-512M-NAY | 功能描述:IC MDOC H3 512MB FBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:150 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 线串口 电源电压:2.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-VFDFN 裸露焊盘 供应商设备封装:8-DFN（2x3） 包装:管件 产品目录页面:1445 (CN2011-ZH PDF) |
| SDEG-15P | 制造商:HRS 制造商全称:HRS 功能描述:STRAIGHT/METAL PCB D-SUB |
| SDEG-15P05 | 制造商:HRS 制造商全称:HRS 功能描述:STRAIGHT/METAL PCB D-SUB |
发布紧急采购，3分钟左右您将得到回复。