参数资料
| 型号： | W25Q64FVSSIG |
| 厂商： | Winbond Electronics |
| 文件页数： | 25/89页 |
| 文件大小： | 0K |
| 描述： | IC SPI FLASH 64MBIT 8SOIC |
| 标准包装： | 90 |
| 系列： | SpiFlash® |
| 格式 - 存储器： | 闪存 |
| 存储器类型： | FLASH |
| 存储容量： | 64M（8M x 8） |
| 速度： | 80MHz |
| 接口： | SPI 串行 |
| 电源电压： | 2.7 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.209"，5.30mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页
W25Q64FV
6.2.6
Write Enable (06h)
The Write Enable instruction (Figure 5) sets the Write Enable Latch (WEL) bit in the Status Register to a
1. The WEL bit must be set prior to every Page Program, Quad Page Program, Sector Erase, Block
Erase, Chip Erase, Write Status Register and Erase/Program Security Registers instruction. The Write
Enable instruction is entered by driving /CS low, shifting the instruction code “06h” into the Data Input (DI)
pin on the rising edge of CLK, and then driving /CS high.
/CS
/CS
CLK
Mode 3
Mode 0
0
1
Mode 3
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Mode 3
In structio n
CLK
Mode 0
Mode 0
06h
DI
(IO 0 )
Instruction (06h)
IO 0
IO 1
DO
High Impedance
IO 2
(IO 1 )
IO 3
Figure 5. Write Enable Instruction for SPI Mode (left) or QPI Mode (right)
6.2.7
Write Enable for Volatile Status Register (50h)
The non-volatile Status Register bits described in section 7.1 can also be written to as volatile bits. This
gives more flexibility to change the system configuration and memory protection schemes quickly without
waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-
volatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status
Register (50h) instruction must be issued prior to a Write Status Register (01h) instruction. Write Enable
for Volatile Status Register instruction (Figure 6) will not set the Write Enable Latch (WEL) bit, it is only
valid for the Write Status Register instruction to change the volati le Status Register bit values.
/CS
/CS
CLK
Mode 3
Mode 0
0
1
Mode 3
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Mode 3
In structio n
CLK
Mode 0
Instruction (50h)
Mode 0
IO 0
50h
DI
(IO 0 )
IO 1
DO
High Impedance
IO 2
(IO 1 )
IO 3
Figure 6. Write Enable for Volatile Status Register Instruction for SPI Mode (left) or QPI Mode (right)
- 25 -
Publication Release Date:
October 07, 2013
Revision L
相关PDF资料 |
PDF描述 |
|---|---|
| EP1AGX35DF780I6 | IC ARRIA GX FPGA 35K 780FBGA |
| EP1AGX35DF780I6N | IC ARRIA GX FPGA 35K 780FBGA |
| EP4CE115F23C9L | IC CYCLONE IV FPGA 115K 484-FBGA |
| EP4CE115F23C8 | IC CYCLONE IV FPGA 115K 484-FBGA |
| A3PE3000L-1FG484 | IC FPGA 1KB FLASH 3M 484-FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W25Q64FVSSIG TR | 制造商:Winbond Electronics Corp 功能描述:SPIFLASH, 64M-BIT, 4KB UNIFORM 制造商:Winbond Electronics Corp 功能描述:IC FLASH 64MBIT 104MHZ 8SOIC 制造商:Winbond 功能描述:SPIFLASH, 64M-BIT, 4KB UNIFORM |
| W25Q64FVSSIG/TRAY | 制造商:Winbond Electronics Corp 功能描述: |
| W25Q64FVSSIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI |
| W25Q64FVTCIG | 制造商:Winbond Electronics Corp 功能描述:64MBIT SPI |
| W25Q64FVTCIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI |
发布紧急采购，3分钟左右您将得到回复。