- 您现在的位置：买卖IC网 > PDF目录1987 > AD9549ABCPZ-REEL7 (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF资料下载
参数资料
| 型号： | AD9549ABCPZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/76页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 产品变化通告： | AD9549A Mask Change 22/Oct/2010 |
| 标准包装： | 750 |
| 类型： | 时钟/频率发生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太网，SONET/SDH，Stratum |
| 输入： | CMOS，LVDS，LVPECL |
| 输出： | CMOS，HSTL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 750MHz |
| 电源电压： | 1.71 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
AD9549
Rev. D | Page 22 of 76
Phase Detector Gain Matching
Although the fine and coarse phase detectors use different means
to make a timing measurement, it is essential that both have
equivalent phase gain. Without proper gain matching, the
closed-loop dynamics of the system cannot be properly
controlled. Hence, the goal is to make PhaseGainCPD =
PhaseGainFPD.
This leads to
Gain
FPFD
PDG
f PDS
S
_
)
10
2
(
)
2
(
7
10
6
×
=
+
which simplifies to
S
PDS
f
Gain
FPFD
PDG
_
)
10
16
(
2
7
×
=
Typically, FPFD_Gain is established first, and then PDG and
PDS are calculated. The proper choice for PDS is given by
×
=
S
f
Gain
FPFD
PDS
2
_
10
log
round
7
2
The final value of PDS must satisfy 0 ≤ PDS ≤ 7. The proper
choice for PDG is calculated using the following equation:
=
S
PDS
f
Gain
FPFD
PDG
4
7
2
_
10
round
The final value of PDG must satisfy 0 ≤ PDG ≤ 63. For example,
let fS = 700 MHz and FPFD_Gain = 200; then PDS = 1 and
PDG = 23.
Note that the AD9549 evaluation software calculates register
values that have the phase detector gains already matched.
Phase Detector Pin Connections
There are three pins associated with the phase detector that
must be connected to external components. Figure 27 shows the
recommended component values and their connections.
06744-
027
10F
0.1F
PFD_VRT
PFD_RSET
PFD_VRB
AD9549
0.1F
4.99k
20
21
22
Figure 27. Phase Detector Pin Connections
DIGITAL LOOP FILTER COEFFICIENTS
To provide the desired flexibility, the loop filter has been
designed with three programmable coefficients (α, β, and γ).
The coefficients, along with P (where P = 2PIO), completely
define the response of the filter, which is given by
+
+
+
=
)
1
(
)
2
(
)
1
(
)
(
2
γ
e
γ
e
γ
β
e
α
ω
H
jω
ω
j
jω
LoopFilter
To evaluate the response in terms of absolute frequency, substitute
S
f
Pf
ω
π
= 2
where P is the divide ratio of the P-divider, fS is the DAC sample
rate, and f is the frequency at which the function is to be evaluated.
The loop filter coefficients are determined by the AD9549
evaluation software according to three parameters:
Φ is the desired closed-loop phase margin (0 < Φ< π/2 rad).
fLOOP is the desired open-loop bandwidth (Hz).
fDDS is the desired output frequency of the DDS (Hz).
Note that fDDS can also be expressed as fDDS = fR(S/R).
The three coefficients are calculated according to parameters
via the following equations:
)
tan(
4
Φ
Pf
β
C
π
=
β
Φ
F
γ
)
(
2
1
=
β
Φ
F
f
Gain
FPFD
α
C
DDS
)
(
_
10
2
7
38
π
=
where:
)
sin(
1
)
(
Φ
F
+
=
S
LOOP
C
f
f =
FPFD_Gain is the value of the gain scale factor for the fine
phase detector as programmed into the I/O register map.
Note that the range of loop filter coefficients is limited as follows:
0 < α < 223 (~8.39 × 106)
0.125 < β < 0
0.125 < γ < 0
The preceding constraints on β and γ constrain the closed-loop
phase margin such that both β and γ assume negative values.
Even though β and γ are limited to negative quantities, the values as
programmed are positive. The negative sign is assumed internally.
Note that the closed-loop phase margin is limited to the range
of 0° < Φ < 90° because β and γ are negative.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9550BCPZ-REEL7 | IC INTEGER-N TRANSLATOR 32-LFCSP |
| AD9551BCPZ | IC CLOCK GEN MULTISERV 40-LFCSP |
| AD9552BCPZ-REEL7 | IC PLL CLOCK GEN LP 32LFCSP |
| AD9553BCPZ-REEL7 | IC INTEGER-N CLCK GEN 32LFCSP |
| AD9557BCPZ-REEL7 | IC CLK XLATR PLL 1250MHZ 40LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9549APCBZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
| AD9549XCPZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
发布紧急采购，3分钟左右您将得到回复。