- 您现在的位置：买卖IC网 > PDF目录1987 > AD9549ABCPZ-REEL7 (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF资料下载
参数资料
| 型号： | AD9549ABCPZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/76页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 产品变化通告： | AD9549A Mask Change 22/Oct/2010 |
| 标准包装： | 750 |
| 类型： | 时钟/频率发生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太网，SONET/SDH，Stratum |
| 输入： | CMOS，LVDS，LVPECL |
| 输出： | CMOS，HSTL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 750MHz |
| 电源电压： | 1.71 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
AD9549
Rev. D | Page 27 of 76
The following four values are needed to calculate the correct
values of the reference monitor:
System clock frequency, fS (usually 1 GHz)
Reference input frequency, fR (in Hz)
Error bound, E (1% = 0.01)
Monitor window size (W)
The monitor window size is the difference between the maximum
and minimum number of counts accumulated between adjacent
edges of the reference input. If this window is too small, random
variations cause the OOL detector to indicate incorrectly that
a reference is out of limits. However, the time required to
determine if the reference frequency is valid increases with window
size. A window size of at least 20 is a good starting point.
The four input values mentioned previously are used to calculate
the OOL divider (D) and OOL nominal value (N), which, in
turn, are used to calculate the OOL upper limit (U) and OOL
lower limit (L), according to the following formulas:
×
=
E
W
f
D
S
R
5
1
ceil
,
535
,
65
min
,1
max
4
D
f
N
R
S
×
=
)
floor(
)
floor(
W
N
L
=
)
floor(
)
ceil(
W
N
U
+
=
The timing accuracy is dependent on two factors. The first is
the inherent accuracy of fS because it serves as the time base for
the reference monitor. As such, the accuracy of the reference
monitor can be no better than the accuracy of fS. The second
factor is the value of W, which must be sufficiently large (≥20)
so that the timer resolves the deviation between a nominal value
of fR and a value that is out of limits.
As an example, let fR = 10 MHz, Ε = 0.05%, fS = 1 GHz, and
W = 20. The limits are then
D = 79
Lower Limit = 1980
Upper Limit = 2020
Next, let Ε = 0.0005%. Then the limits are
D = 7999
Lower Limit = 199980
Upper Limit = 200020
Note that the number of counts (and time) required to make
this measurement has increased by 100×. In addition, it is
recommended that D be an odd number.
REFERENCE SWITCHOVER
The AD9549 supports dual input reference clocks. Reference
switchover can be accomplished either automatically or manually
by appropriately programming the automatic selector bit in the
I/O register map (Register 0x01C0, Bit 2).
Transition to a newly selected reference depends on a number
of factors:
State of the REFSELECT pin
State of the REF_AB bit (Register 0x01C1[2])
State of the enable ref input override bit (Register 0x01C1[3])
Holdover status
A functional diagram of the reference switchover and holdover
logic is shown in Figure 33.
06744-
033
1
0
1
0
AUTOREFSEL
OVERRIDE REFPIN
AUTOHOLD
OVERRIDE HLDPIN
1
0
1
0
REF_AB
HLDOVR
DERIVED
REFSEL STATE
DERIVED
HOLDOVER
STATE
REFSELECT
HOLDOVER
STATE
MACHINE
TO
REFERENCE
SWITCHING
CONTROL
LOGIC
TO
HOLDOVER
CONTROL
LOGIC
ACTIVE REFSEL STATE
ACTIVE HOLDOVER STATE
Figure 33. Reference Switchover and Holdover Logic
In manual mode, the active reference is determined by an exter-
nally applied logic level to the REFSELECT pin. In automatic
mode, an internal state machine determines which reference is
active, and the REFSELECT pin becomes an output indicating
which reference the state machine is using.
The user can override the active reference chosen by the internal
state machine via the enable ref input override bit. The REF_AB
bit is then used to select the desired reference. When in override,
it is important to note that the REFSELECT pin does not
indicate the physical reference selected by the REF_AB bit.
Instead, it indicates the reference that the internal state machine
would select if the device were not in the override mode. This
allows the user to force a reference switchover by means of the
programming registers while monitoring the response of the
state machine via the REFSELECT pin.
The same type of operation (manual/automatic and override)
also applies to the holdover function, as shown in the reference
switchover logic diagram (see Figure 33). The dashed arrows in
the diagram indicate that the state machine output is available
to the REFSELECT and HOLDOVER pins when in override mode.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9550BCPZ-REEL7 | IC INTEGER-N TRANSLATOR 32-LFCSP |
| AD9551BCPZ | IC CLOCK GEN MULTISERV 40-LFCSP |
| AD9552BCPZ-REEL7 | IC PLL CLOCK GEN LP 32LFCSP |
| AD9553BCPZ-REEL7 | IC INTEGER-N CLCK GEN 32LFCSP |
| AD9557BCPZ-REEL7 | IC CLK XLATR PLL 1250MHZ 40LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9549APCBZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
| AD9549XCPZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
发布紧急采购，3分钟左右您将得到回复。