- 您现在的位置：买卖IC网 > PDF目录1987 > AD9549ABCPZ-REEL7 (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF资料下载
参数资料
| 型号： | AD9549ABCPZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 40/76页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 产品变化通告： | AD9549A Mask Change 22/Oct/2010 |
| 标准包装： | 750 |
| 类型： | 时钟/频率发生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太网，SONET/SDH，Stratum |
| 输入： | CMOS，LVDS，LVPECL |
| 输出： | CMOS，HSTL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 750MHz |
| 电源电压： | 1.71 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
AD9549
Rev. D | Page 45 of 76
Read
If the instruction word is for a read operation (I15 = 1), the next
N × 8 SCLK cycles clock out the data from the address specified
in the instruction word, where N is 1, 2, 3, 4, as determined by
[W1:W0]. In this case, 4 is used for streaming mode where four
or more words are transferred per read. The data readback is
valid on the falling edge of SCLK.
The default mode of the AD9549 serial control port is bidirec-
tional mode, and the data readback appears on the SDIO pin. It
is possible to set the AD9549 to unidirectional mode by writing
to the SDO active bit at Register 0x0000[7] = 0; in that mode,
the requested data appears on the SDO pin.
By default, a read request reads the register value that is currently
in use by the AD9549. However, setting Register 0x0004[0] = 1
causes the buffered registers to be read instead. The buffered
registers are the ones that take effect during the next I/O update.
06744-
052
AD9549
CORE
UPDATE
REGISTERS
TOGGLE
IO_UPDATE
PIN
SCLK
SDIO
SDO
CSB
SERIAL
CONTROL
PORT
C
ON
TR
OL
R
E
GIS
TE
R
S
RE
G
IS
T
E
R
BUF
F
E
RS
Figure 52. Relationship Between Serial Control Port Register Buffers and
Control Registers of the AD9549
The AD9549 uses Register 0x0000 to Register 0x0509. Although
the AD9549 serial control port allows both 8-bit and 16-bit
instructions, the 8-bit instruction mode provides access to only
five address bits ([A4:A0]), which restricts its use to Address
Space 0x0000 to Address Space 0x0031. The AD9549 defaults
to 16-bit instruction mode on power-up, and 8-bit instruction
mode is not supported.
THE INSTRUCTION WORD (16 BITS)
The MSB of the instruction word is R/W, which indicates whether
the instruction is a read or a write. The next two bits, [W1:W0],
are the transfer length in bytes. The final 13 bits are the address
([A12:A0]) at which to begin the read or write operation.
For a write, the instruction word is followed by the number of
bytes of data indicated by Bits[W1:W0], which is interpreted
according to Table 10.
Bits[A12:A0] select the address within the register map that is
written to or read from during the data transfer portion of the
communications cycle. The AD9549 uses all of the 13-bit address
space. For multibyte transfers, this address is the starting byte
address.
Table 10. Byte Transfer Count
W1
W0
Bytes to Transfer
(Excluding the 2-Byte Instruction)
0
1
0
1
2
1
0
3
1
Streaming mode
MSB/LSB FIRST TRANSFERS
The AD9549 instruction word and byte data may be MSB first
or LSB first. The default for the AD9549 is MSB first. The LSB
first mode can be set by writing a 1 to Register 0x0000[6] and
requires that an I/O update be executed. Immediately after the
LSB first bit is set, all serial control port operations are changed
to LSB first order.
When MSB first mode is active, the instruction and data bytes
must be written from MSB to LSB. Multibyte data transfers in
MSB first format start with an instruction byte that includes the
register address of the most significant data byte. Subsequent
data bytes must follow in order from high address to low address.
In MSB first mode, the serial control port internal address
generator decrements for each data byte of the multibyte
transfer cycle.
When LSB first = 1 (LSB first), the instruction and data bytes
must be written from LSB to MSB. Multibyte data transfers in
LSB first format start with an instruction byte that includes the
register address of the least significant data byte followed by
multiple data bytes. The serial control port internal byte address
generator increments for each byte of the multibyte transfer cycle.
The AD9549 serial control port register address decrements
from the register address just written toward 0x0000 for multi-
byte I/O operations if the MSB first mode is active (default).
If the LSB first mode is active, the serial control port register
address increments from the address just written toward 0x1FFF
for multibyte I/O operations.
Unused addresses are not skipped during multibyte I/O operations.
The user should write the default value to a reserved register and
should write only 0s to unmapped registers. Note that it is more
efficient to issue a new write command than to write the default
value to more than two consecutive reserved (or unmapped)
registers.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9550BCPZ-REEL7 | IC INTEGER-N TRANSLATOR 32-LFCSP |
| AD9551BCPZ | IC CLOCK GEN MULTISERV 40-LFCSP |
| AD9552BCPZ-REEL7 | IC PLL CLOCK GEN LP 32LFCSP |
| AD9553BCPZ-REEL7 | IC INTEGER-N CLCK GEN 32LFCSP |
| AD9557BCPZ-REEL7 | IC CLK XLATR PLL 1250MHZ 40LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9549APCBZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
| AD9549XCPZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
发布紧急采购，3分钟左右您将得到回复。