- 您现在的位置：买卖IC网 > PDF目录1987 > AD9549ABCPZ-REEL7 (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF资料下载
参数资料
| 型号： | AD9549ABCPZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/76页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 产品变化通告： | AD9549A Mask Change 22/Oct/2010 |
| 标准包装： | 750 |
| 类型： | 时钟/频率发生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太网，SONET/SDH，Stratum |
| 输入： | CMOS，LVDS，LVPECL |
| 输出： | CMOS，HSTL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 750MHz |
| 电源电压： | 1.71 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
AD9549
Rev. D | Page 23 of 76
The three coefficients are implemented as digital elements,
necessitating quantized values. Determination of the
programmed coefficient values in this context follows.
The quantized α coefficient is composed of three factors, where
α0, α1, and α2 are the programmed values for the α coefficient.
( )( )2
1
α
0
QUANTIZED
α
=
2
2048
The boundary values for each are 0 ≤ α0 ≤ 4095, 0 ≤ α1 ≤ 22,
and 0 ≤ α2 ≤ 7. The optimal values of α0, α1, and α2 are
=
4095
2048
log
ceil
,
22
min
,
0
max
2
α
α1
α
+
α
=
11
4095
log
floor
,
7
min
,
0
max
2
1
2
α
(
)
{
}
[
]
11
2
round
,
4095
min
,
0
max
+
×
=
1
2
α
0
α
The magnitude of the quantized β coefficient is composed of
two factors
( )
(
))
15
(
2
+
=
1
β
0
QUANTIZED
β
where β0 and β1 are the programmed values for the β coefficient.
The boundary values for each are 0 ≤ β0 ≤ 4095 and 0 ≤ β1 ≤ 7.
The optimal values of β0 and β1 are
=
15
4095
log
floor
,
7
min
,
0
max
2
β
β1
(
)
{
}
[
]
15
2
round
,
4095
min
,
0
max
+
×
=
1
β
0
β
The magnitude of the quantized γ coefficient is composed of
two factors.
( )
(
))
15
(
2
+
=
1
γ
0
QUANTIZED
γ
where γ0 and γ1 are the programmed values for the γ coefficient.
The boundary values for each are 0 ≤ γ0 ≤ 4095 and 0 ≤ γ1 ≤ 7.
The optimal values of γ0 and γ1 are
γ
=
γ
15
4095
log
floor
,
7
min
,
0
max
2
1
(
)
{
}
[
]
15
2
round
,
4095
min
,
0
max
+
γ
×
γ
=
γ
1
0
The min(), max(), floor(), ceil() and round() functions are
defined as follows:
The function min(x1, x2, … xn) chooses the smallest value
in the list of arguments.
The function max(x1, x2, … xn) chooses the largest value in
the list of arguments.
The function ceil(x) increases x to the next higher integer
if x is not an integer; otherwise, x is unchanged.
The function floor(x) reduces x to the next lower integer
if x is not an integer; otherwise, x is unchanged.
The function round(x) rounds x to the nearest integer.
To demonstrate the wide programmable range of the loop filter
bandwidth, consider the following design example. The system
clock frequency (fS) is 1 GHz, the input reference frequency (fR)
is 19.44 MHz, the DDS output frequency (fDDS) is 155.52 MHz,
and the required phase margin (Φ) is 45°. fR is within the nominal
bandwidth of the phase detector (25 MHz), and fDDS/fR is an integer
(8), so the prescaler is not required. Therefore, R = 1 and S = 8 can
be used for the feedforward and feedback dividers, respectively.
Note that if fDDS/fR is a noninteger, then R and S must be chosen
such that S/R = fDDS/fR with S and R both constrained to integer
values. For example, if fR = 10 MHz and fDDS = 155.52 MHz,
then the optimal choice for S and R is 1944 and 125, respectively.
The open-loop bandwidth range under the defined conditions
spans 9.5 Hz to 257.5 kHz. The wide dynamic range of the loop
filter coefficients allows for programming of any open-loop
bandwidth within this range under these conditions. The
resulting closed-loop bandwidth range under the same
conditions is approximately 12 Hz to 359 kHz.
The resulting loop filter coefficients for the upper loop bandwidth,
along with the necessary programming values, are shown as
follows:
α = 4322509.4784981
α0 = 2111 (0x83F)
α1 = 22 (0x16)
α2 = 0 (0x00)
β = 0.10354689386232
β0 = 3393 (0xD41)
β1 = 0 (0x00)
γ0 = 4095 (0xFFF)
γ = 0.12499215775201
γ1 = 0 (0x00)
相关PDF资料 |
PDF描述 |
|---|---|
| AD9550BCPZ-REEL7 | IC INTEGER-N TRANSLATOR 32-LFCSP |
| AD9551BCPZ | IC CLOCK GEN MULTISERV 40-LFCSP |
| AD9552BCPZ-REEL7 | IC PLL CLOCK GEN LP 32LFCSP |
| AD9553BCPZ-REEL7 | IC INTEGER-N CLCK GEN 32LFCSP |
| AD9557BCPZ-REEL7 | IC CLK XLATR PLL 1250MHZ 40LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9549APCBZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
| AD9549XCPZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
发布紧急采购，3分钟左右您将得到回复。