- 您现在的位置：买卖IC网 > PDF目录1987 > AD9549ABCPZ-REEL7 (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF资料下载
参数资料
| 型号： | AD9549ABCPZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 52/76页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 产品变化通告： | AD9549A Mask Change 22/Oct/2010 |
| 标准包装： | 750 |
| 类型： | 时钟/频率发生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太网，SONET/SDH，Stratum |
| 输入： | CMOS，LVDS，LVPECL |
| 输出： | CMOS，HSTL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 750MHz |
| 电源电压： | 1.71 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页当前第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
AD9549
Rev. D | Page 56 of 76
Register 0x0104—S-Divider (DPLL Feedback Divider)
Table 27.
Bits
Bit Name
Description
[7:0]
S-divider
Feedback divider. Divide ratio = 1 65,536. If the desired feedback ratio is greater than 65,536, or if
the feedback signal on FDBK_IN is greater than 400 MHz, then Bit 0 of Register 0x0106 must be set.
Note that the actual S-divider is the value in this register plus 1, so to have an R-divider of 1,
Register 0x0104 and Register 0x0105 must both be 0x00. Register 0x0104 is the least significant byte.
Register 0x0105—S-Divider (DPLL Feedback Divider) (Continued)
Table 28.
Bits
Bit Name
Description
[15:8]
S-divider
Feedback divider. Divide ratio = 1 65,536. If the desired feedback ratio is greater than 65,536, or if
the feedback signal on FDBK_IN is greater than 400 MHz, then Bit 0 of Register 0x0106 must be set.
Note that the actual S-divider is the value in this register plus 1, so to have an R-divider of 1,
Register 0x0104 and Register 0x0105 must both be 0x00. Register 0x0104 is the least significant byte.
Register 0x0106—S-Divider (DPLL Feedback Divider) (Continued)
Table 29.
Bits
Bit Name
Description
7
Falling edge triggered
Setting this bit inverts the reference clock before S-divider.
[6:1]
Reserved
Reserved.
0
S-divider/2
Setting this bit enables an additional /2 prescaler. See the Feedback Divider (Divide-by-S) section.
If the desired feedback ratio is greater than 65,536, or if the feedback signal on FDBK_IN is greater
than 400 MHz, then this bit must be set. An example of this case is when the PLL is locking to an
image of the DAC output that is above the Nyquist frequency.
Register 0x0107—P-Divider
Table 30.
Bits
Bit Name
Description
[4:0]
P-divider
Divide ratio. Controls the ratio of DAC sample rate to loop filter sample rate. See the Digital Loop
Filter section. Loop filter sample rate = DAC sample rate/2^(divide ratio[4:0]). For the default case
of 1 GHz DAC sample rate, and P-divider[4:0] of 5, the loop filter sample rate is 31.25 MHz. Note that
the DAC sample rate is the same as system clock.
Register 0x0108—Loop Coefficients
See the Digital Loop Filter Coefficients section. Note that the AD9549 evaluation software derives these values.
Table 31.
Bits
Bit Name
Description
[7:0]
Alpha-0
Linear coefficient for alpha coefficient.
Register 0x0109—Loop Coefficients (Continued)
Table 32.
Bits
Bit Name
Description
[11:8]
Alpha-0
Linear coefficient for alpha coefficient.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9550BCPZ-REEL7 | IC INTEGER-N TRANSLATOR 32-LFCSP |
| AD9551BCPZ | IC CLOCK GEN MULTISERV 40-LFCSP |
| AD9552BCPZ-REEL7 | IC PLL CLOCK GEN LP 32LFCSP |
| AD9553BCPZ-REEL7 | IC INTEGER-N CLCK GEN 32LFCSP |
| AD9557BCPZ-REEL7 | IC CLK XLATR PLL 1250MHZ 40LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9549APCBZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
| AD9549XCPZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
发布紧急采购，3分钟左右您将得到回复。