参数资料
型号: AD9549ABCPZ-REEL7
厂商: Analog Devices Inc
文件页数: 63/76页
文件大小: 0K
描述: IC CLOCK GEN/SYNCHRONIZR 64LFCSP
产品变化通告: AD9549A Mask Change 22/Oct/2010
标准包装: 750
类型: 时钟/频率发生器,同步器
PLL:
主要目的: 以太网,SONET/SDH,Stratum
输入: CMOS,LVDS,LVPECL
输出: CMOS,HSTL
电路数: 1
比率 - 输入:输出: 2:2
差分 - 输入:输出: 是/是
频率 - 最大: 750MHz
电源电压: 1.71 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-VFQFN 裸露焊盘,CSP
供应商设备封装: 64-LFCSP-VQ(9x9)
包装: 带卷 (TR)
AD9549
Rev. D | Page 66 of 76
Register 0x030C—Control
Table 81.
Bits
Bit Name
Description
7
Enable REFA LOR
The REFA LOR limits are set up in Registers 0x031E to Register 0x031F.
6
Enable REFA OOL
The REFA OOL limits are set up in Register 0x0322 to Register 0x032B.
5
Enable REFB LOR
The REFB LOR limits are set up in Register 0x0320 to Register 0x0321.
4
Enable REFB OOL
The REFB OOL limits are set up in Register 0x032C to Register 0x0335.
[3:2]
Reserved
Reserved.
1
Enable phase lock detector
Register 0x0314 to Register 0x0318 must be set up to use this (see the Phase Lock Detection section).
0
Enable frequency lock detector
Register 0x0319 must be set up to use this. See the Frequency Lock Detection section.
Register 0x030D—Reserved
Register 0x030E—HFTW (Read Only)
Table 82.
Bits
Bit Name
Description
[7:0]
Average or instantaneous
FTW
These read-only registers are the output of FTW monitor. Average or instantaneous is determined by
holdover mode (see Bit 4, Register 0x01C0). These registers must be manually refreshed by
issuing an I/O update.
Register 0x030F—HFTW (Read Only) (Continued)
Table 83.
Bits
Bit Name
Description
[15:8]
Average or instantaneous
FTW
These read-only registers are the output of FTW monitor. Average or instantaneous is determined by
holdover mode (see Bit 4, Register 0x01C0). These registers must be manually refreshed by
issuing an I/O update.
Register 0x0310—HFTW (Read Only) (Continued)
Table 84.
Bits
Bit Name
Description
[23:16]
Average or instantaneous
FTW
These read-only registers are the output of FTW monitor. Average or instantaneous is determined by
holdover mode (see Bit 4, Register 0x01C0). These registers must be manually refreshed by
issuing an I/O update.
Register 0x0311—HFTW (Read Only) (Continued)
Table 85.
Bits
Bit Name
Description
[31:24]
Average or instantaneous
FTW
These read-only registers are the output of FTW monitor. Average or instantaneous is determined by
holdover mode (see Bit 4, Register 0x01C0). These registers must be manually refreshed by
issuing an I/O update.
Register 0x0312—HFTW (Read Only) (Continued)
Table 86.
Bits
Bit Name
Description
[39:32]
Average or instantaneous
FTW
These read-only registers are the output of FTW monitor. Average or instantaneous is determined by
holdover mode (see Bit 4, Register 0x01C0). These registers must be manually refreshed by
issuing an I/O update.
Register 0x0313—HFTW (Read Only) (Continued)
Table 87.
Bits
Bit Name
Description
[47:40]
Average or instantaneous
FTW
These read-only registers are the output of FTW monitor. Average or instantaneous is determined by
holdover mode (see Bit 4, Register 0x01C0). These registers must be manually refreshed by
issuing an I/O update.
相关PDF资料
PDF描述
AD9550BCPZ-REEL7 IC INTEGER-N TRANSLATOR 32-LFCSP
AD9551BCPZ IC CLOCK GEN MULTISERV 40-LFCSP
AD9552BCPZ-REEL7 IC PLL CLOCK GEN LP 32LFCSP
AD9553BCPZ-REEL7 IC INTEGER-N CLCK GEN 32LFCSP
AD9557BCPZ-REEL7 IC CLK XLATR PLL 1250MHZ 40LFCSP
相关代理商/技术参数
参数描述
AD9549APCBZ 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer
AD9549BCPZ 制造商:Analog Devices 功能描述:
AD9549BCPZ-REEL7 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel
AD9549BCPZ-TR 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel
AD9549XCPZ 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer