
Package Information
May 2005
Intel IXP45X and Intel IXP46X Product Line of Network Processors Datasheet
48
Document Number: 306261-002
Table 11.
DDR SDRAM Interface (Sheet 1 of 2)
Name
Power
on
Reset
Normal
After
Reset
Until
Software
Enables
Normal
After
Software
Enables
Type
Description
DDRI_CK[2:0]
Z
0
VO
O
DDR SDRAM Clock Out — Provide the positive differential clocks to the external SDRAM
memory subsystem.
DDRI_CK_N[2:0]
Z
1
VO
O
DDR SDRAM Clock Out — Provide the negative differential clocks to the external SDRAM
memory subsystem.
DDRI_CS_N[1:0]
Z
VO
O
Chip Select — Must be asserted for all transactions to the DDR SDRAM device. One per bank.
DDRI_RAS_N
Z
VO
O
Row Address Strobe — Indicates that the current address on DDRI_MA[13:0] is the row.
DDRI_CAS_N
Z
VO
O
Column Address Strobe — Indicates that the current address on DDRI_MA[13:0] is the
column.
DDRI_WE_N
Z
VO
O
Write Strobe — Defines whether or not the current operation by the DDR SDRAM is to be a
read or a write.
DDRI_DM[4:0]
Z
VO
O
Data Bus Mask — Controls the DDR SDRAM data input buffers. Asserting DDRI_WE_N
causes the data on DDRI_DQ[31:0] and DDRI_CB[7:0] to be written into the DDR SDRAM
devices. DDRI_DM[4:0] controls this operation on a per byte basis. DDRI_DM[3:0] are
intended to correspond to each byte of a word of data. DDRI_DM[4] is intended to be utilized
for the ECC byte of data.
DDRI_BA[1:0]
Z
VO
O
DDR SDRAM Bank Selects — Controls which of the internal DDR SDRAM banks to read or
write. DDRI_BA[1:0] are used for all technology types supported.
DDRI_MA[13:0]
Z
VO
O
Address bits 13 through 0 — Indicates the row or column to access depending on the state of
DDRI_RAS_N and DDRI_CAS_N.
DDRI_DQ[31:0]
Z
VB
I/O
Data Bus — 32-bit wide data bus.
DDRI_CB[7:0]
Z
VB
I/O
ECC Bus — Eight-bit error correction code which accompanies the data on DDRI_DQ[31:0].
When ECC is disabled and not being used in a system design, these signals are not required
for any connection.
DDRI_DQS[4:0]
Z
VB
I/O
Data Strobes Differential — Strobes that accompany the data to be read or written from the
DDR SDRAM devices. Data is sampled on the negative and positive edges of these strobes.
DDRI_DQS[3:0] are intended to correspond to each byte of a word of data. DDRI_DQS4] is
intended to be utilized for the ECC byte of data.
NOTE:
This table discusses all features supported on the Intel IXP45X and Intel IXP46X Product Line of Network Processors. For details on feature support listed by