参数资料
型号: EWIXP455ABT
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 266 MHz, RISC PROCESSOR, PBGA544
封装: LEAD FREE, PLASTIC, BGA-544
文件页数: 107/163页
文件大小: 1123K
代理商: EWIXP455ABT
Package Information
May 2005
Intel IXP45X and Intel IXP46X Product Line of Network Processors Datasheet
48
Document Number: 306261-002
Table 11.
DDR SDRAM Interface (Sheet 1 of 2)
Name
Power
on
Reset
Normal
After
Reset
Until
Software
Enables
Normal
After
Software
Enables
Type
Description
DDRI_CK[2:0]
Z
0
VO
O
DDR SDRAM Clock Out — Provide the positive differential clocks to the external SDRAM
memory subsystem.
DDRI_CK_N[2:0]
Z
1
VO
O
DDR SDRAM Clock Out — Provide the negative differential clocks to the external SDRAM
memory subsystem.
DDRI_CS_N[1:0]
Z
VO
O
Chip Select — Must be asserted for all transactions to the DDR SDRAM device. One per bank.
DDRI_RAS_N
Z
VO
O
Row Address Strobe — Indicates that the current address on DDRI_MA[13:0] is the row.
DDRI_CAS_N
Z
VO
O
Column Address Strobe — Indicates that the current address on DDRI_MA[13:0] is the
column.
DDRI_WE_N
Z
VO
O
Write Strobe — Defines whether or not the current operation by the DDR SDRAM is to be a
read or a write.
DDRI_DM[4:0]
Z
VO
O
Data Bus Mask — Controls the DDR SDRAM data input buffers. Asserting DDRI_WE_N
causes the data on DDRI_DQ[31:0] and DDRI_CB[7:0] to be written into the DDR SDRAM
devices. DDRI_DM[4:0] controls this operation on a per byte basis. DDRI_DM[3:0] are
intended to correspond to each byte of a word of data. DDRI_DM[4] is intended to be utilized
for the ECC byte of data.
DDRI_BA[1:0]
Z
VO
O
DDR SDRAM Bank Selects — Controls which of the internal DDR SDRAM banks to read or
write. DDRI_BA[1:0] are used for all technology types supported.
DDRI_MA[13:0]
Z
VO
O
Address bits 13 through 0 — Indicates the row or column to access depending on the state of
DDRI_RAS_N and DDRI_CAS_N.
DDRI_DQ[31:0]
Z
VB
I/O
Data Bus — 32-bit wide data bus.
DDRI_CB[7:0]
Z
VB
I/O
ECC Bus — Eight-bit error correction code which accompanies the data on DDRI_DQ[31:0].
When ECC is disabled and not being used in a system design, these signals are not required
for any connection.
DDRI_DQS[4:0]
Z
VB
I/O
Data Strobes Differential — Strobes that accompany the data to be read or written from the
DDR SDRAM devices. Data is sampled on the negative and positive edges of these strobes.
DDRI_DQS[3:0] are intended to correspond to each byte of a word of data. DDRI_DQS4] is
intended to be utilized for the ECC byte of data.
NOTE:
This table discusses all features supported on the Intel IXP45X and Intel IXP46X Product Line of Network Processors. For details on feature support listed by
processor, see Table 1 on page 14.
For a legend of the Type codes, see Table 10 on page 46.
相关PDF资料
PDF描述
EX5-R-PL 16 CONTACT(S), MALE, COMBINATION LINE CONNECTOR, SOLDER
EXH2E106HR PLASTIC FILM CAPACITORS
EXH2E205HR PLASTIC FILM CAPACITORS
EXH2E255HR PLASTIC FILM CAPACITORS
EXH2E305HR PLASTIC FILM CAPACITORS
相关代理商/技术参数
参数描述
EWIXP455BAC 制造商:Rochester Electronics LLC 功能描述:- Bulk
EWIXP460BAD 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
EWJKXA066A15 制造商:Panasonic Industrial Company 功能描述:CONTROL
EWK105BJ224MP-F 制造商:TAIYO YUDEN 功能描述:Cut Tape 制造商:Taiyo Yuden 功能描述:Ceramic capacitor LWDC 0402 220nF 制造商:Taiyo Yuden 功能描述:Cap Ceramic 0.22uF 16V X5R 20% SMD 0204 85 制造商:Taiyo Yuden 功能描述:Cap Ceramic 0.22uF 16V X5R 20% SMD 0204 85°C Paper T/R
EWK105BJ224MPHF 功能描述:CAP CER 0.22UF 16V X5R 0204 制造商:taiyo yuden 系列:LWDC?,LW 包装:剪切带(CT) 零件状态:在售 电容:0.22μF 容差:±20% 电压 - 额定:16V 温度系数:X5R 工作温度:-55°C ~ 85°C 特性:低 ESL 型(倒置结构) 等级:AEC-Q200 应用:汽车,旁通,去耦 故障率:- 安装类型:表面贴装,MLCC 封装/外壳:0204(0610 公制) 大小/尺寸:0.020" 长 x 0.039" 宽(0.52mm x 1.00mm) 高度 - 安装(最大值):- 厚度(最大值):0.014"(0.35mm) 引线间距:- 引线形式:- 标准包装:1