
Package Information
May 2005
Intel IXP45X and Intel IXP46X Product Line of Network Processors Datasheet
71
Document Number: 306261-002
ETHB_RXDV /
SMII_RXSYNC
ZVI
VI
I
MII Mode of Operation:
Receive data valid, used to inform the MII interface that the Ethernet PHY is sending data. This
MAC interface does not contain hardware hashing capabilities local to the interface.
SMII Mode of Operation:
In Source Synchronous mode of operation, this signal is an input from a synchronous pulse
created once every 10 SMII_RXCLK reference clocks to signal the start of the next 10 bits of data
to be received. SMII_RXCLK Reference clock operates at 125MHz.
When this interface/signal is enabled and is not being used in a system design, the interface/
signal should be pulled high with a 10-K
resistor. When this interface is disabled via the NPE-B
Ethernet 0 and/or the NPE Ethernet 1-3 soft fuse (refer to Expansion Bus Controller chapter of
the Intel IXP45X and Intel IXP46X Product Line of Network Processors Developer’s Manual)
and is not being used in a system design, this interface/signal is not required for any connection.
ETHB_COL
Z
VI
I
MII Mode of Operation:
Asserted by the PHY when a collision is detected by the PHY. This MAC interface does not
contain hardware hashing capabilities local to the interface.
When NPE B is configured in MII mode of operation and the signal is not being used, it
should be pulled low through a 10-K
resistor.
SMII Mode of Operation:
Not used.
When NPE B is configured in SMII mode of operation, this signal must be pulled high with a
10-K
resistor.
When this interface is disabled via the NPE-B Ethernet 0 and/or the NPE Ethernet 1-3 soft fuse
(refer to Expansion Bus Controller chapter of the Intel IXP45X and Intel IXP46X Product Line
of Network Processors Developer’s Manual)
and is not being used in a system design, this
interface/signal is not required for any connection.
Table 16.
MII/SMII Interfaces (Sheet 4 of 8)
Name
Power
on
Reset
Normal
After
Reset
Until
Software
Enables
Normal
After
Software
Enables
Type
Description
NOTE:
This table discusses all features supported on the Intel IXP45X and Intel IXP46X Product Line of Network Processors. For details on feature support listed by processor,
see Table 1 on page 14.
For a legend of the Type codes, see Table 10 on page 46.
Please refer to Intel
IXP45X and Intel IXP46X Product Line of Network Processors Developer’s Manual for information on how to select the interface desired