
Package Information
May 2005
Intel IXP45X and Intel IXP46X Product Line of Network Processors Datasheet
66
Document Number: 306261-002
UTP_IP_DATA[6] /
ETHA_CRS
ZVI
VI
I
UTOPIA Mode of Operation:
UTOPIA input data. Also known as RX_DATA.
Used by to the processor to receive data from an ATM UTOPIA Level 2-compliant PHY.
MII Mode of Operation:
Asserted by the PHY when the transmit medium or receive medium are active. De-asserted when
both the transmit and receive medium are idle. Remains asserted throughout the duration of
collision condition. PHY asserts CRS asynchronously and de-asserts synchronously with respect
to ETHA_RXCLK.
SMII mode of operation:
Not used.
When this interface/signal is enabled and is not being used in a system design, the interface/
signal should be pulled high with a 10-K
resistor. When this interface is disabled via the UTOPIA
and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel
IXP45X and Intel IXP46X Product Line of Network Processors Developer’s Manual)
and is not
being used in a system design, this interface/signal is not required for any connection.
UTP_IP_DATA[7] /
SMII_RXDATA[4]
ZVI
VI
I
UTOPIA Mode of Operation:
UTOPIA input data. Also known as RX_DATA.
Used by to the processor to receive data from an ATM UTOPIA Level 2-compliant PHY.
MII Mode of Operation:
Not Used.
SMII mode of operation:
Input data for SMII interface number four. The data on this signal is received synchronously with
respect to the rising edge of SMII_CLK when operating as an SMII interface and synchronously
with respect to the rising edge of SMII_RXCLK when operating as a Source Synchronous SMII
interface.
When this interface/signal is enabled and is not being used in a system design, the interface/
signal should be pulled high with a 10-K
resistor. When this interface is disabled via the UTOPIA
and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel
IXP45X and Intel IXP46X Product Line of Network Processors Developer’s Manual)
and is not
being used in a system design, this interface/signal is not required for any connection.
Table 15.
UTOPIA Level 2/MII_A/ SMII[4] Interface (Sheet 8 of 9)
Name
Power
on
Reset
Normal
After
Reset
Until
Software
Enables
Normal
After
Software
Enables
Type
Description
NOTE:
This table discusses all features supported on the Intel IXP45X and Intel IXP46X Product Line of Network Processors. For details on feature support listed by processor,
see Table 1 on page 14.
For a legend of the Type codes, see Table 10 on page 46.
For information on selecting the desired interface, see the Intel
IXP45X and Intel IXP46X Product Line of Network Processors Developer’s Manual.