
Package Information
May 2005
Intel IXP45X and Intel IXP46X Product Line of Network Processors Datasheet
62
Document Number: 306261-002
UTP_IP_CLK /
ETHA_RXCLK
ZVI
VI
I
UTOPIA Mode of Operation:
UTOPIA Receive clock input. Also known as UTP_RX_CLK.
This signal is used to synchronize all UTOPIA-received inputs to the rising edge of the
UTP_IP_CLK.
MII Mode of Operation:
Externally supplied receive clock.
25 MHz for 100 Mbps operation
2.5 MHz for 10 Mbps
This MAC interface does not contain hardware hashing capabilities local to the interface.
SMII Mode of Operation:
Not used.
When this interface/signal is enabled and is not being used in a system design, the interface/
signal should be pulled high with a 10-K
resistor.
UTP_IP_FCI
Z
VI
I
UTOPIA Input Data flow control input signal. Also known as RXEMPTY/CLAV.
Used to inform the processor of the ability of each polled PHY to send a complete cell. For cell-
level flow control in an MPHY environment, RxClav is an active high tri-stateable signal from the
MPHY to ATM layer. The UTP_IP_FCI, which is connected to multiple MPHY devices, will see
logic high generated by the PHY, one clock after the given PHY address is asserted, when a full
cell can be received by the PHY. The UTP_IP_FCI will see a logic low generated by the PHY, one
clock cycle after the PHY address is asserted if a full cell cannot be received by the PHY.
In SPHY mode, this signal is used to indicate to the processor that the PHY has an octet or cell
available to be transferred to the processor.
When this interface/signal is enabled and is not being used in a system design, the interface/
signal should be pulled high with a 10-K
resistor. When this interface is disabled via the UTOPIA
and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel
IXP45X and Intel IXP46X Product Line of Network Processors Developer’s Manual)
and is not
being used in a system design, this interface/signal is not required for any connection.
Table 15.
UTOPIA Level 2/MII_A/ SMII[4] Interface (Sheet 4 of 9)
Name
Power
on
Reset
Normal
After
Reset
Until
Software
Enables
Normal
After
Software
Enables
Type
Description
NOTE:
This table discusses all features supported on the Intel IXP45X and Intel IXP46X Product Line of Network Processors. For details on feature support listed by processor,
see Table 1 on page 14.
For a legend of the Type codes, see Table 10 on page 46.
For information on selecting the desired interface, see the Intel
IXP45X and Intel IXP46X Product Line of Network Processors Developer’s Manual.