
Package Information
May 2005
Intel IXP45X and Intel IXP46X Product Line of Network Processors Datasheet
51
Document Number: 306261-002
PCI_TRDY_N
Z
VB
I/O
PCI Target Ready informs that the target of the PCI bus is ready to complete the current data phase
of a given transaction.
When this interface/signal is enabled and is not being used in a system design, the interface/signal
should be pulled high with a 10-K
resistor. When this interface is disabled via the PCI soft fuse
(refer to Expansion Bus Controller chapter of the Intel IXP45X and Intel IXP46X Product Line of
Network Processors Developer’s Manual)
and is not being used in a system design, this interface/
signal is not required for any connection.
PCI_IRDY_N
Z
VB
I/O
PCI Initiator Ready informs the PCI bus that the initiator is ready to complete the transaction.
When this interface/signal is enabled and is not being used in a system design, the interface/signal
should be pulled high with a 10-K
resistor. When this interface is disabled via the PCI soft fuse
(refer to Expansion Bus Controller chapter of the Intel IXP45X and Intel IXP46X Product Line of
Network Processors Developer’s Manual)
and is not being used in a system design, this interface/
signal is not required for any connection.
PCI_STOP_N
Z
VB
I/O
PCI Stop indicates that the current target is requesting the current initiator to stop the current
transaction.
When this interface/signal is enabled and is not being used in a system design, the interface/signal
should be pulled high with a 10-K
resistor. When this interface is disabled via the PCI soft fuse
(refer to Expansion Bus Controller chapter of the Intel IXP45X and Intel IXP46X Product Line of
Network Processors Developer’s Manual)
and is not being used in a system design, this interface/
signal is not required for any connection.
PCI_PERR_N
Z
VB
I/O
PCI Parity Error asserted when a PCI parity error is detected — between the PCI_PAR and associated
information on the PCI_AD bus and PCI_CBE_N — during all PCI transactions, except for Special
Cycles. The agent receiving data will drive this signal.
When this interface/signal is enabled and is not being used in a system design, the interface/signal
should be pulled high with a 10-K
resistor. When this interface is disabled via the PCI soft fuse
(refer to Expansion Bus Controller chapter of the Intel IXP45X and Intel IXP46X Product Line of
Network Processors Developer’s Manual)
and is not being used in a system design, this interface/
signal is not required for any connection.
Table 12.
PCI Controller (Sheet 2 of 5)
Name
Power
on
Reset
Normal
After
Reset
Until
Software
Enables
Normal
After
Software
Enables
Type
Description
NOTE:
This table discusses all features supported on the Intel IXP45X and Intel IXP46X Product Line of Network Processors. For details on feature support listed by
processor, see Table 1 on page 14.
For a legend of the Type codes, see Table 10 on page 46.