参数资料
型号: EWIXP455ABT
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 266 MHz, RISC PROCESSOR, PBGA544
封装: LEAD FREE, PLASTIC, BGA-544
文件页数: 93/163页
文件大小: 1123K
代理商: EWIXP455ABT
Functional Overview
Intel IXP45X and Intel IXP46X Product Line of Network Processors Datasheet
May 2005
Document Number: 306261-002
35
The MAC pipe has six to nine stages:
The first four stages of the Integer pipe (BTB/Fetch 1 through Register File/ Shift)
. . . then finishes with the following MAC stages
MAC 1
MAC 2
MAC 3
MAC 4
Data Cache Writeback
The MAC pipe supports a data-dependent early terminate where stages MAC 2, MAC 3, and/or
MAC 4 are bypassed.
Deep pipes promote high instruction execution rates only when a means exists to successfully
predict the outcome of branch instructions. The branch target buffer provides such a means.
3.2.2
Branch Target Buffer
Each entry of the 128-entry Branch Target Buffer (BTB) contains the address of a branch
instruction, the target address associated with the branch instruction, and a previous history of the
branch being taken or not taken. The history is recorded as one of four states:
The BTB can be enabled or disabled via Coprocessor 15, Register 1.
When the address of the branch instruction hits in the BTB and its history is strongly or weakly
taken, the instruction at the branch target address is fetched. When its history is strongly or weakly
not-taken, the next sequential instruction is fetched. In either case the history is updated.
Data associated with a branch instruction enters the BTB the first time the branch is taken. This
data enters the BTB in a slot with a history of strongly not-taken (overwriting previous data when
present).
Successfully predicted branches avoid any branch-latency penalties in the super pipeline.
Unsuccessfully predicted branches result in a four-to-five-cycle, branch-latency penalty in the
super pipeline.
3.2.3
Instruction Memory Management Unit
For instruction pre-fetches, the Instruction Memory Management Unit (IMMU) controls logical-to-
physical address translation, memory access permissions, memory-domain identifications, and
attributes (governing operation of the instruction cache).
The IMMU contains a 32-entry, fully associative instruction-translation, look-aside buffer (ITLB)
that has a round-robin replacement policy. ITLB entries zero through 30 can be locked.
When an instruction pre-fetch misses in the ITLB, the IMMU invokes an automatic table-walk
mechanism that fetches an associated descriptor from memory and loads it into the ITLB. The
descriptor contains information for logical-to-physical address translation, memory-access
permissions, memory-domain identifications, and attributes governing operation of the I-cache.
Strongly taken
Weakly taken
Weakly not taken
Strongly not taken
相关PDF资料
PDF描述
EX5-R-PL 16 CONTACT(S), MALE, COMBINATION LINE CONNECTOR, SOLDER
EXH2E106HR PLASTIC FILM CAPACITORS
EXH2E205HR PLASTIC FILM CAPACITORS
EXH2E255HR PLASTIC FILM CAPACITORS
EXH2E305HR PLASTIC FILM CAPACITORS
相关代理商/技术参数
参数描述
EWIXP455BAC 制造商:Rochester Electronics LLC 功能描述:- Bulk
EWIXP460BAD 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
EWJKXA066A15 制造商:Panasonic Industrial Company 功能描述:CONTROL
EWK105BJ224MP-F 制造商:TAIYO YUDEN 功能描述:Cut Tape 制造商:Taiyo Yuden 功能描述:Ceramic capacitor LWDC 0402 220nF 制造商:Taiyo Yuden 功能描述:Cap Ceramic 0.22uF 16V X5R 20% SMD 0204 85 制造商:Taiyo Yuden 功能描述:Cap Ceramic 0.22uF 16V X5R 20% SMD 0204 85°C Paper T/R
EWK105BJ224MPHF 功能描述:CAP CER 0.22UF 16V X5R 0204 制造商:taiyo yuden 系列:LWDC?,LW 包装:剪切带(CT) 零件状态:在售 电容:0.22μF 容差:±20% 电压 - 额定:16V 温度系数:X5R 工作温度:-55°C ~ 85°C 特性:低 ESL 型(倒置结构) 等级:AEC-Q200 应用:汽车,旁通,去耦 故障率:- 安装类型:表面贴装,MLCC 封装/外壳:0204(0610 公制) 大小/尺寸:0.020" 长 x 0.039" 宽(0.52mm x 1.00mm) 高度 - 安装(最大值):- 厚度(最大值):0.014"(0.35mm) 引线间距:- 引线形式:- 标准包装:1