- 您现在的位置：买卖IC网 > PDF目录67592 > FUSION878A (CONEXANT SYSTEMS) COLOR SIGNAL DECODER, PQFP128 PDF资料下载
参数资料
| 型号： | FUSION878A |
| 厂商： | CONEXANT SYSTEMS |
| 元件分类： | 颜色信号转换 |
| 英文描述： | COLOR SIGNAL DECODER, PQFP128 |
| 封装： | PLASTIC, QFP-128 |
| 文件页数： | 23/180页 |
| 文件大小： | 2067K |
| 代理商： | FUSION878A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页
100600B
Conexant
5-1
5
5.0 Control Register Definitions-Function 0
The Fusion 878A supports two types of address spaces: Function 0 and Function 1. This chapter defines
Function 0. The configuration address space includes the predefined PCI configuration registers. The memory
address space includes all the local registers used by CN878A to control the remaining portions of the device.
Both the PCI configuration address space and the memory address space start at memory location 0x00. The
PCI-based system distinguishes the two address spaces based on the Initialization Device Select, PCI address,
and command signals that are issued during the appropriate software commands.
5.1 PCI Configuration Space
The PCI configuration space defines the registers used to interface between the host and the PCI local bus.
Since the Fusion 878A is a multifunctional device, it operates within two function definitions during a
configuration type 0 transaction. Function 0 responds as a multimedia video device. Each function has its own
address space. AD[10:8] indicates which function the PCI bus is addressing. AD[10:8] = 000 specifies Function
0. The register definitions in this chapter apply only to Function 0.
The configuration space registers are stored in DWORDs and defined by byte addresses. Therefore, a register
one byte in length can have a bit definition other than [7:0] (for example [31:24]), depending on its location in
the configuration space. For a discussion on configuration cycle addressing, refer to PCI Local Bus
Specification, Revision 2.2.
The configuration space is accessible at all times even though it is not typically accessed during normal
operation. These registers are normally accessed by the Power On Self Test (POST) code and by the device
driver during initialization time. Software will, however, read the status register during normal operation when a
PCI bus error occurs and is detected by Fusion 878A.
The configuration space is accessed when the IDSEL pin is high, and AD[1:0] equals 00; otherwise, the
cycle is ignored. The configuration register addresses are each offset by four, since AD[1:0] equals 00.
Fusion 878A supports burst R/W cycles. Write operations to reserved, unimplemented, or read-only
registers/bits complete normally with the data discarded. Read accesses to reserved or unimplemented
registers/bits return a data value equal to 0.
Internal addressing of Fusion 878A registers occurs via AD[7:2] and the byte enable bits of the PCI bus. The
8-bit byte address for each of the following register locations is {AD[7:2], 00}.
CardBus CIS Pointer registers are not implemented in the Fusion 878A. User-definable features, BIST,
Cache Line Size, and Expansion ROM Base Address register also are not supported.
This section defines the organization of the registers within the 64-byte predefined header portion of the
configuration space. Figure 5-1 illustrates the configuration space header. For details on the PCI bus, refer to
the PCI Local Bus Specification, Revision 2.2.
相关PDF资料 |
PDF描述 |
|---|---|
| FVXO-HC53BR-FREQ | VCXO, CLOCK, 0.75 MHz - 250 MHz, HCMOS OUTPUT |
| FVXO-HC72BR-FREQ | VCXO, CLOCK, 0.75 MHz - 180 MHz, HCMOS OUTPUT |
| FVXO-HC73B-FREQ | VCXO, CLOCK, 0.75 MHz - 250 MHz, HCMOS OUTPUT |
| FVXO-LC52BR-FREQ | VCXO, CLOCK, 0.75 MHz - 1000 MHz, LVDS OUTPUT |
| FVXO-LC72BR-FREQ | VCXO, CLOCK, 0.75 MHz - 1000 MHz, LVDS OUTPUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| FUSZ03 | 制造商:Honeywell Sensing and Control 功能描述: |
| FUTURE 1AA PLUS | 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述: |
| FUTURE 2AA PLUS | 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述: |
| FUTURE 2C PLUS | 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述: |
| FUTURE 3D PLUS | 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述: |
发布紧急采购，3分钟左右您将得到回复。