参数资料
型号: HW-V5-ML561-UNI-G
厂商: Xilinx Inc
文件页数: 26/140页
文件大小: 0K
描述: EVALUATION PLATFORM VIRTEX-5
产品变化通告: Adapter Replacement 23/May/2008
Development Systems Discontinuation 16/Jan/2012
标准包装: 1
系列: Virtex®-5 LXT
类型: FPGA
适用于相关产品: XC5VLX50T-FFG1136
所含物品: 开发平台,小型闪存卡,缆线,DDR2 DIMM,电源和软件
相关产品: XC5VLX50T-3FFG665C-ND - IC FPGA VIRTEX-5 50K 665FCBGA
XC5VLX50T-3FFG1136C-ND - IC FPGA VIRTEX-5 50K 1136FBGA
XC5VLX50T-3FF665C-ND - IC FPGA VIRTEX-5 50K 665FCBGA
XC5VLX50T-3FF1136C-ND - IC FPGA VIRTEX-5 50K 1136FBGA
XC5VLX50T-2FFG665I-ND - IC FPGA VIRTEX-5 50K 665FCBGA
XC5VLX50T-2FFG665C-ND - IC FPGA VIRTEX-5 50K 665FCBGA
XC5VLX50T-2FFG1136I-ND - IC FPGA VIRTEX-5 50K 1136FBGA
XC5VLX50T-2FFG1136C-ND - IC FPGA VIRTEX-5 50K 1136FBGA
XC5VLX50T-2FF665I-ND - IC FPGA VIRTEX-5 50K 665FCBGA
XC5VLX50T-2FF665C-ND - IC FPGA VIRTEX-5 50K 665FCBGA
更多...
Chapter 3: Hardware Description
Table 3-6 describes all the signals associated with QDRII component memories.
R
Table 3-6:
QDRII Component Signal Summary
Board Signal Name(s)
QDR2_SA[18:0]
QDR2_CK_BY0_3_[P,N],
QDR2_CK_BY4_7_[P,N]
QDR2_[R,W,DLL_OFF]_N
QDR2_D_BY[3:0]_B[8:0],
QDR2_K_BY0_3_[P,N],
QDR2_BW_BY[3:0]
QDR2_Q_BY[3:0]_B[8:0],
QDR2_CQ_BY0_3_[P,N]
QDR2_D_BY[7:4]_B[8:0],
QDR2_K_BY4_7_[P,N],
QDR2_BW_BY[3:0]
QDR2_Q_BY[7:4]_B[8:0],
Bits
19
4
3
42
38
42
38
Description
QDRII Address
QDRII Differential Clock
QDRII Control Signals
QDRII Write Data, Strobes, and Byte Write: Bytes 3:0
QDRII Read Data and Strobes: Bytes 3:0
QDRII Write Data, Strobes, and Byte Write: Bytes 7:4
QDRII Read Data and Strobes: Bytes 7:4
QDR2_CQ_BY4_7_[P,N]
Notes:
1. QDR2_SA[18] is incorrectly labeled QDR2_NC_A3 in the ML561 schematics and layout file.
XAPP853 : QDR II SRAM Interface for Virtex-5 Devices and its corresponding demo are
included on the CD shipped with the ML561 Tool Kit.
For a complete list of FPGA #3 signals and their pin locations, refer to Appendix A, “FPGA
Table 3-7 describes all signals associated with RLDRAM II devices.
Table 3-7:
RLDRAM II Component Signal Summary
Board Signal Name(s)
RLD2_A[19:0], RLD2_BA[2:0]
RLD2_CK_BY0_1 _[P,N]
RLD2_CK_BY2_3 _[P,N]
RLD2_CS_BY[0_1,2_3]_N, RLD2_[REF,WE]_N,
RLD2_DM_BY[0_1,2_3]_N, RLD2_QVLD_BY[0_1,2_3]
RLD2_DQ_BY[1:0]_B[8:0], RLD2_DK_BY0_1_[P,N],
RLD2_QK_BY[1:0]_[P,N]
RLD2_DQ_BY[3:2]_B[8:0], RLD2_DK_BY0_1_[P,N],
Bits
23
2
2
8
24
24
Description
RLDRAM II Address
RLDRAM II Differential Clock
RLDRAM II Differential Clock
RLDRAM II Control Signals
RLDRAM II Data and Strobes: Bytes 1:0
RLDRAM II Data and Strobes: Bytes 3:2
RLD2_QK_BY[3:2]_[P,N]
XAPP852 , RLDRAM II Memory Interface for Virtex-5 FPGAs and its corresponding demo are
included on the CD shipped with the ML561 Tool Kit.
26
Virtex-5 FPGA ML561 User Guide
UG199 (v1.2.1) June 15, 2009
相关PDF资料
PDF描述
I-JET JTAG ARM DEBUGGING PROBE
IAC24A INPUT MODULE AC 5MA 24VDC
IAC5EQ INPUT MODULE AC 10MA 5VDC
IB8RM SURGE SUPP 8OUT 12'CORD W/REMOTE
IBAR12-20T SURGE SUPPRSSR 20A 12OUT RACKMNT
相关代理商/技术参数
参数描述
HW-V5-ML561-UNI-G-J 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 LXT 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板,软件,4x4 键盘,光学拨轮,QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
HW-V5-PCIE2-UNI-G 功能描述:KIT DEV PCIEXPRESS GTX VIRTEX5 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex® -5 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板,软件,4x4 键盘,光学拨轮,QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
HW-VID-KIT 功能描述:可编程逻辑 IC 开发工具 Lattice Video Interface Kit RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
HW-VL1 制造商:IDEC CORPORATION 功能描述:BARRIER
HW-VL2 制造商:IDEC Corporation 功能描述:COVER;HW FNGR SAFE CONTAC CVR 制造商:IDEC CORPORATION 功能描述:HW FNGR SAFE CONTAC CVR