- 您现在的位置：买卖IC网 > PDF目录359091 > M68HC705UGANG (飞思卡尔半导体(中国)有限公司) High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit PDF资料下载
参数资料
| 型号： | M68HC705UGANG |
| 厂商： | 飞思卡尔半导体(中国)有限公司 |
| 英文描述： | High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| 中文描述： | 高密度互补金属氧化物半导体（HCMOS）微控制器 |
| 文件页数： | 42/112页 |
| 文件大小： | 809K |
| 代理商： | M68HC705UGANG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页
5-2
MC68HC05BD3
MULTI-FUNCTION TIMER
5
This bit is set when the 8-bit ripple counter overflows from $FF to $00; a timer overflow interrupt
will occur, if TOFIE (bit 5) is set. TOF is cleared by writing a “0” to the bit.
RTIF - Real Time Interrupt Flag
1 (set)
–
A real time interrupt has occurred.
0 (clear) –
A real time interrupt has not occurred.
When RTIF is set, a CPU interrupt request is generated if RITE is set. The clock frequency that
drives the RTI circuit is E/16384 giving a maximum interrupt period of 8.19ms at a bus rate of
2MHz. RTIF is cleared by writing a “0” to the bit.
TOFIE - Timer Overflow Interrupt Enable
1 (set)
–
TOF interrupt is enabled.
0 (clear) –
TOF interrupt is disabled.
RTIE - Real Time Interrupt Enable
1 (set)
–
Real time interrupt is enabled.
0 (clear) –
Real time interrupt is disabled.
IRQN - IRQ Pin Trigger Option
1 (set)
–
Negative edge triggering for IRQ only
0 (clear) –
Level and negative edge triggering for IRQ
RT1, RT0 - Rate Select for COP watchdog and RTI
See Section 5.3 on watchdog reset.
5.3
COP Watchdog
The COP (Computer Operating Properly) watchdog timer function is implemented by using the
output of the Multi-Function Timer counter. The minimum COP reset rates are controlled by RT0
and RT1 of MFT Control and Status register. If the COP circuit times out, an internal reset is
generated and the reset vector is fetched (at $3FFE & $3FFF). Preventing a COP time-out is
achieved by writing a “0” to bit 0 of address $3FF0. The COP counter has to be cleared periodically
by software with a period less than COP reset rate. The COP watchdog timer is always enabled
and continues to count in Wait mode.
TPG
40
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相关PDF资料 |
PDF描述 |
|---|---|
| M68TC11E20B56 | HC11 Microcontrollers |
| M68Z128W-70N1T | 3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable |
| M68Z128WN | 3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable |
| M68Z128W | 3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable |
| M69AW024BL60ZB8T | 16 Mbit (1M x16) 3V Asynchronous PSRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M68HC705UPGMR | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| M68HC705X16PGMR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| M68HC711CFD | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:CONFIG REGISTER PROGRAMMING FOR EEPROM-BASED MHC MICROCONTROLLERS |
| M68HC711CFG | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:CONFIG REGISTER PROGRAMMING FOR EEPROM-BASED MHC MICROCONTROLLERS |
| M68HC711CFG/D | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:CONFIG REGISTER PROGRAMMING FOR EEPROM-BASED MHC MICROCONTROLLERS |
发布紧急采购，3分钟左右您将得到回复。