- 您现在的位置：买卖IC网 > PDF目录359091 > M68HC705UGANG (飞思卡尔半导体(中国)有限公司) High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit PDF资料下载
参数资料
| 型号： | M68HC705UGANG |
| 厂商： | 飞思卡尔半导体(中国)有限公司 |
| 英文描述： | High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| 中文描述： | 高密度互补金属氧化物半导体（HCMOS）微控制器 |
| 文件页数： | 51/112页 |
| 文件大小： | 809K |
| 代理商： | M68HC705UGANG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页当前第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页
MC68HC05BD3
7-5
M-BUS SERIAL INTERFACE
7
7.2.7
Clock Synchronization
Since wire-AND logic is performed on the SCL line, a high to low transition on SCL line will affect
the devices connected to the bus. The devices start counting their low period and once a device's
clock has gone low, it will hold the SCL line low until the clock high state is reached. However, the
change of low to high in this device clock may not change the state of the SCL line, if another
device clock is still in its low period. Therefore synchronized clock SCL will be held low by the
device which releases SCL to a logic high in the last place. Devices with shorter low periods enter
a high wait state during this time (see Figure 7-3). When all devices concerned have counted off
their low period, the synchronized clock SCL line will be released and go high. All of them will start
counting their high periods. The first device to complete its high period will again pull the SCL line
low.
7.2.8
Handshaking
The clock synchronization mechanism can be used as a handshake in data transfer. Slave device
may hold the SCL low after completion of one byte transfer (9 bits). In such case, it will halt the
bus clock and force the master clock in a wait state until the slave releases the SCL line.
7.3
M-Bus Registers
There are five registers used in the M-Bus interface, these are discussed in the following
paragraphs.
Figure 7-3
Clock Synchronization
SCL1
SCL2
SCL
Internal counter reset
WAIT
Start counting high period
TPG
49
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相关PDF资料 |
PDF描述 |
|---|---|
| M68TC11E20B56 | HC11 Microcontrollers |
| M68Z128W-70N1T | 3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable |
| M68Z128WN | 3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable |
| M68Z128W | 3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable |
| M69AW024BL60ZB8T | 16 Mbit (1M x16) 3V Asynchronous PSRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M68HC705UPGMR | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| M68HC705X16PGMR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| M68HC711CFD | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:CONFIG REGISTER PROGRAMMING FOR EEPROM-BASED MHC MICROCONTROLLERS |
| M68HC711CFG | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:CONFIG REGISTER PROGRAMMING FOR EEPROM-BASED MHC MICROCONTROLLERS |
| M68HC711CFG/D | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:CONFIG REGISTER PROGRAMMING FOR EEPROM-BASED MHC MICROCONTROLLERS |
发布紧急采购，3分钟左右您将得到回复。