参数资料
型号: M68HC705UGANG
厂商: 飞思卡尔半导体(中国)有限公司
英文描述: High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
中文描述: 高密度互补金属氧化物半导体(HCMOS)微控制器
文件页数: 68/112页
文件大小: 809K
代理商: M68HC705UGANG
8-8
MC68HC05BD3
SYNC SIGNAL PROCESSOR
8
SOUT - Sync Output Select
1 (set)
Use processed VSYNC and HSYNC inputs for VTTL and HTTL.
0 (clear) –
Use internally generated sync signals for VTTL and HTTL.
When cleared, the outputs to VTTL and HTTL are the internally generated signals. When set, the
outputs are the processed input signals. This bit can only be set if both VDET and HDET are logic
1’s, and will be cleared automatically if VDET or HDET is not logic “1”. Reset clears this bit.
INSRTB - Hsync Insertion Bit
1 (set)
No inserted pulses. Hsync remains high state during the vertical sync
pulse.
0 (clear) –
For composite sync inputs, emulated sync pulses will be inserted into
the Hsync signal during the vertical sync pulse.
For separate sync inputs, when this Hsync Insertion bit is cleared, sync pulses will continue to be
the Hsync signal during the Vertical Sync Pulse. For composite sync input, when this Hsync
Insertion bit is cleared, emulated sync pulses will be inserted into the Hsync signal during the
Vertical Sync Pulse. In both cases, when this bit is set, there will be no inserted pulses, and the
Hsync signal will be high during the Vertical Sync Pulse. Reset clears this bit.
FOUT - Internal Hsync Frequency Select
1 (set)
63.5Hz and 62.5KHz for VTTL and HTTL outputs respectively if
internally generated sync signals are selected.
0 (clear) –
63.5Hz and 48.8KHz for VTTL and HTTL outputs respectively if
internally generated sync signals are selected.
This bit selects the frequency of the free running Hsync signal to HTTL pin if SOUT bit is cleared.
When FOUT is set, 63.5Hz and 62.5KHz signals are output to VTTL and HTTL, respectively.
When FOUT is cleared, 63.5Hz and 48.8KHz signals are output instead. Reset clears this bits.
VSIN - Vsync Input Source
This bit selects the source of the input sync signals. Reset clears this bits.
1 (set)
Separated sync signals through VSYNC and HSYNC inputs.
0 (clear) –
Composite sync signal through HSYNC input
TPG
66
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相关PDF资料
PDF描述
M68TC11E20B56 HC11 Microcontrollers
M68Z128W-70N1T 3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable
M68Z128WN 3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable
M68Z128W 3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable
M69AW024BL60ZB8T 16 Mbit (1M x16) 3V Asynchronous PSRAM
相关代理商/技术参数
参数描述
M68HC705UPGMR 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
M68HC705X16PGMR 制造商:Rochester Electronics LLC 功能描述:- Bulk
M68HC711CFD 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:CONFIG REGISTER PROGRAMMING FOR EEPROM-BASED MHC MICROCONTROLLERS
M68HC711CFG 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:CONFIG REGISTER PROGRAMMING FOR EEPROM-BASED MHC MICROCONTROLLERS
M68HC711CFG/D 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:CONFIG REGISTER PROGRAMMING FOR EEPROM-BASED MHC MICROCONTROLLERS