Serial Management Controllers (SMCs)
7-310
MC68360 USER’S MANUAL
7.11.14.6 SMC MONITOR CHANNEL TX BD. The CP reports the information about the
monitor channel transmit byte using this BD.
R—Ready
0 = This bit is cleared by the CP after transmission. The Tx BD is now available to the
CPU32+ core.
1 = This bit is set by the CPU32+ core to indicate that the data byte associated with
this BD is ready for transmission.
L—Last (EOM)
This bit is valid only when the SMC implements the monitor channel protocol. When this
bit is set, the SMC will first transmit the buffer’s data and then transmit the end-of-mes-
sage (EOM) indication on the E-bit.
AR—Abort Request
This bit is valid only when the SMC implements the monitor channel protocol. This bit is
set by the SMC when an abort request is received on the A-bit. The SMC transmitter will
transmit the EOM on the E-bit after an abort request is received.
Bits 12–10—Reserved
These bits should be cleared by the user.
DATA—Data Field
The data field contains the data to be transmitted by the SMC on the monitor channel.
7.11.14.7 SMC C/I CHANNEL RECEIVE BUFFER DESCRIPTOR (RX BD). The
CP
reports information about the C/I channel receive byte using this BD.
E—Empty
0 = This bit is cleared by the CP to indicate that data byte associated with this BD is
now available to the CPU32+ core.
1 = This bit is set by the CPU32+ core to indicate that the data byte associated with
this BD has been read.
NOTE
Additional data received will be discarded until the E-bit is set.
Bits 14–8,1-0—Reserved
These bits should be cleared by the user.
15
14
13
12
11
10
9876543210
R
L
AR
—
DATA
15
14
13
12
11
10
9876543210
E
—
C/I DATA
—
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.