参数资料
型号: MCR705JP7CDWE
厂商: Freescale Semiconductor
文件页数: 106/164页
文件大小: 0K
描述: MCU 8BIT 224B RAM 28-SOIC
标准包装: 26
系列: HC05
核心处理器: HC05
芯体尺寸: 8-位
速度: 2.1MHz
连通性: SIO
外围设备: POR,温度传感器,WDT
输入/输出数: 22
程序存储器容量: 6KB(6K x 8)
程序存储器类型: OTP
RAM 容量: 224 x 8
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 5.5 V
数据转换器: A/D 4x12b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 28-SOIC(0.295",7.50mm 宽)
包装: 管件
Resets
MC68HC705JJ7 MC68HC705JP7 Advance Information Data Sheet, Rev. 4.1
46
Freescale Semiconductor
The LVR reset function can be enabled or disabled by programming the LVREN bit in the MOR.
NOTE
The LVR is intended for applications where the VDD supply voltage
normally operates above 4.5 volts.
5.4.4 Illegal Address Reset
An opcode fetch (execution of an instruction) at an address that is not in the EPROM (locations
$0700–$1FFF) or the RAM (locations $0020–$00FF) generates an illegal address reset. The illegal
address reset will assert the pulldown device to pull the RESET pin low for three to four cycles of the
internal bus.
5.5 Reset States
This subsection describe how the various resets initialize the MCU.
5.5.1 CPU
A reset has these effects on the CPU:
Loads the stack pointer with $FF
Sets the I bit in the condition code register, inhibiting interrupts
Loads the program counter with the user-defined reset vector from locations $1FFE and $1FFF
Clears the stop latch, enabling the CPU clock
Clears the wait latch, bringing the CPU out of the wait mode
5.5.2 I/O Registers
A reset has these effects on input/output (I/O) registers:
Clears bits in data direction registers configuring pins as inputs:
DDRA5–DDRA0 in DDRA for port A
DDRB7–DDRB0 in DDRB for port B
DDRC7–DDRC0 in DDRC for port C(1)
Clears bits in pulldown inhibit registers to enable pulldown devices:
PDIA5–PDIA0 in PDRA for port A
PDIB7–PDIB0 in PDRB for port B
PDICH and PDICL in PDRA for port C(1)
Has no effect on port A, B, or C(1) data registers
Sets the IRQE bit in the interrupt status and control register (ISCR)
5.5.3 Core Timer
A reset has these effects on the core timer:
Clears the core timer counter register (CTCR)
Clears the core timer interrupt flag and enable bits in the core timer status and control register
(CTSCR)
Sets the real-time interrupt (RTI) rate selection bits (RT0 and RT1) such that the device will start
with the longest real-time interrupt and longest COP timeout delays
1. Features related to port C are only available on the 28-pin MC68HC705JP7 devices
相关PDF资料
PDF描述
MCHC705JP7CDWE IC MCU 8BIT 224 BYTES RAM 28SOIC
LF13WBJ-20P CONN JACK WATERPROOF 20POS MALE
MK20DX128VMP5 IC ARM CORTEX MCU 128KB 64BGA
MC908AP8ACBE IC MCU 8K FLASH 8MHZ 42-SDIP
VE-2N2-IY-F2 CONVERTER MOD DC/DC 15V 50W
相关代理商/技术参数
参数描述
MCR706A 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Silicon Controlled Rectifiers
MCR706AT4 功能描述:SCR 400V 4A RoHS:否 制造商:STMicroelectronics 最大转折电流 IBO:480 A 额定重复关闭状态电压 VDRM:600 V 关闭状态漏泄电流(在 VDRM IDRM 下):5 uA 开启状态 RMS 电流 (It RMS): 正向电压下降:1.6 V 栅触发电压 (Vgt):1.3 V 最大栅极峰值反向电压:5 V 栅触发电流 (Igt):35 mA 保持电流(Ih 最大值):75 mA 安装风格:Through Hole 封装 / 箱体:TO-220 封装:Tube
MCR706AT4G 功能描述:SCR THY 4A 400V SCR RoHS:否 制造商:STMicroelectronics 最大转折电流 IBO:480 A 额定重复关闭状态电压 VDRM:600 V 关闭状态漏泄电流(在 VDRM IDRM 下):5 uA 开启状态 RMS 电流 (It RMS): 正向电压下降:1.6 V 栅触发电压 (Vgt):1.3 V 最大栅极峰值反向电压:5 V 栅触发电流 (Igt):35 mA 保持电流(Ih 最大值):75 mA 安装风格:Through Hole 封装 / 箱体:TO-220 封装:Tube
MCR707A 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Silicon Controlled Rectifiers
MCR708A 功能描述:SCR 600V 4A RoHS:否 制造商:STMicroelectronics 最大转折电流 IBO:480 A 额定重复关闭状态电压 VDRM:600 V 关闭状态漏泄电流(在 VDRM IDRM 下):5 uA 开启状态 RMS 电流 (It RMS): 正向电压下降:1.6 V 栅触发电压 (Vgt):1.3 V 最大栅极峰值反向电压:5 V 栅触发电流 (Igt):35 mA 保持电流(Ih 最大值):75 mA 安装风格:Through Hole 封装 / 箱体:TO-220 封装:Tube