参数资料
型号: MCR705JP7CDWE
厂商: Freescale Semiconductor
文件页数: 117/164页
文件大小: 0K
描述: MCU 8BIT 224B RAM 28-SOIC
标准包装: 26
系列: HC05
核心处理器: HC05
芯体尺寸: 8-位
速度: 2.1MHz
连通性: SIO
外围设备: POR,温度传感器,WDT
输入/输出数: 22
程序存储器容量: 6KB(6K x 8)
程序存储器类型: OTP
RAM 容量: 224 x 8
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 5.5 V
数据转换器: A/D 4x12b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 28-SOIC(0.295",7.50mm 宽)
包装: 管件
Parallel Input/Output
MC68HC705JJ7 MC68HC705JP7 Advance Information Data Sheet, Rev. 4.1
56
Freescale Semiconductor
7.2.2 Data Direction Register A
The contents of the port A data direction register (DDRA) determine whether each port A pin is an input
or an output. Writing a logic 1 to a DDRA bit enables the output buffer for the associated port A pin. A
DDRA bit set to a logic 1 also disables the pulldown device for that pin. Writing a logic 0 to a DDRA bit
disables the output buffer for the associated port A pin. The upper two bits always read as logic 0s. A reset
initializes all DDRA bits to logic 0s, configuring all port A pins as inputs and disabling the voltage
comparators from driving PA4 or PA5.
DDRA5–DDRA0 — Port A Data Direction Bits
These read/write bits control port A data direction. Reset clears the DDRA5–DDRA0 bits.
1 = Corresponding port A pin configured as output and pulldown device disabled
0 = Corresponding port A pin configured as input
7.2.3 Pulldown Register A
All port A pins can have software programmable pulldown devices enabled or disabled globally by SWPDI
bit in the MOR. These pulldown devices are controlled by the write-only pulldown register A (PDRA)
shown in Figure 7-3. Clearing the PDIA5–PDIA0 bits in the PDRA turns on the pulldown devices if the port
A pin is an input. Reading the PDRA returns undefined results since it is a write-only register; therefore,
do not change the value in PDRA with read/modify/write instructions. On the MC68HC705JP7 the PDRA
contains two pulldown control bits (PDICH and PDICL) for port C. Reset clears the PDIA5–PDIA0, PDICH,
and PDICL bits, which turns on all the port A and port C pulldown devices.
PDICH — Upper Port C Pulldown Inhibit Bits (MC68HC705JP7)
Writing to this write-only bit controls the port C pulldown devices on the upper four bits (PC4–PC7).
Reading these pulldown register A bits returns undefined data. Reset clears bit PDICH.
1 = Upper four port C pins pulldown devices turned off
0 = Upper four port C pins pulldown devices turned on if pin has been programmed by the DDRC
to be an input
Address:
$0004
Bit 7
654321
Bit 0
Read:
0
DDRA5
DDRA4
DDRA3
DDRA2
DDRA1
DDRA0
Write:
Reset:
00000000
= Unimplemented
Figure 7-2. Data Direction Register A (DDRA)
Address:
$0010
Bit 7
654321
Bit 0
Read:
Write:
PDICH
PDICL
PDIA5
PDIA4
PDIA3
PDIA2
PDIA1
PDIA0
Reset:
00000000
= Unimplemented
Figure 7-3. Pulldown Register A (PDRA)
相关PDF资料
PDF描述
MCHC705JP7CDWE IC MCU 8BIT 224 BYTES RAM 28SOIC
LF13WBJ-20P CONN JACK WATERPROOF 20POS MALE
MK20DX128VMP5 IC ARM CORTEX MCU 128KB 64BGA
MC908AP8ACBE IC MCU 8K FLASH 8MHZ 42-SDIP
VE-2N2-IY-F2 CONVERTER MOD DC/DC 15V 50W
相关代理商/技术参数
参数描述
MCR706A 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Silicon Controlled Rectifiers
MCR706AT4 功能描述:SCR 400V 4A RoHS:否 制造商:STMicroelectronics 最大转折电流 IBO:480 A 额定重复关闭状态电压 VDRM:600 V 关闭状态漏泄电流(在 VDRM IDRM 下):5 uA 开启状态 RMS 电流 (It RMS): 正向电压下降:1.6 V 栅触发电压 (Vgt):1.3 V 最大栅极峰值反向电压:5 V 栅触发电流 (Igt):35 mA 保持电流(Ih 最大值):75 mA 安装风格:Through Hole 封装 / 箱体:TO-220 封装:Tube
MCR706AT4G 功能描述:SCR THY 4A 400V SCR RoHS:否 制造商:STMicroelectronics 最大转折电流 IBO:480 A 额定重复关闭状态电压 VDRM:600 V 关闭状态漏泄电流(在 VDRM IDRM 下):5 uA 开启状态 RMS 电流 (It RMS): 正向电压下降:1.6 V 栅触发电压 (Vgt):1.3 V 最大栅极峰值反向电压:5 V 栅触发电流 (Igt):35 mA 保持电流(Ih 最大值):75 mA 安装风格:Through Hole 封装 / 箱体:TO-220 封装:Tube
MCR707A 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Silicon Controlled Rectifiers
MCR708A 功能描述:SCR 600V 4A RoHS:否 制造商:STMicroelectronics 最大转折电流 IBO:480 A 额定重复关闭状态电压 VDRM:600 V 关闭状态漏泄电流(在 VDRM IDRM 下):5 uA 开启状态 RMS 电流 (It RMS): 正向电压下降:1.6 V 栅触发电压 (Vgt):1.3 V 最大栅极峰值反向电压:5 V 栅触发电流 (Igt):35 mA 保持电流(Ih 最大值):75 mA 安装风格:Through Hole 封装 / 箱体:TO-220 封装:Tube