参数资料
型号: MT47H128M8HQ-187ELAT:E
元件分类: DRAM
英文描述: 128M X 8 DDR DRAM, 0.35 ns, PBGA60
封装: 8 X 11.50 MM, ROHS COMPLIANT, FBGA-60
文件页数: 24/133页
文件大小: 9170K
Functional Block Diagrams
The DDR2 SDRAM is a high-speed CMOS, dynamic random access memory. It is inter-
nally configured as a multibank DRAM.
Figure 3: 256 Meg x 4 Functional Block Diagram
Bank 5
Bank 6
Bank 7
Bank 4
Bank 7
Bank 4
Bank 5
Bank 6
14
Row-
address
MUX
Control
logic
Column-
address
counter/
latch
Mode
registers
11
A0–A13,
BA0–BA2
14
Address
register
17
512
(x16)
8,192
Column
decoder
Bank 0
Memory array
(16,384 x 512 x 16)
Bank 0
row-
address
latch
and
decoder
16,384
Sense amplifiers
Bank
control
logic
17
Bank 1
Bank 2
Bank 3
14
9
3
2
Refresh
counter
4
2
RCVRS
16
CK out
DATA
DQS, DQS#
CK, CK#
COL0, COL1
CK in
DRVRS
DLL
MUX
DQS
generator
4
2
Read
latch
WRITE
FIFO
and
drivers
Data
4
16
1
Mask
1
4
2
Bank 1
Bank 2
Bank 3
Input
registers
DM
DQ0–DQ3
RAS#
CAS#
CK
CS#
WE#
CK#
Command
decode
CKE
ODT
I/O gating
DM mask logic
DQS, DQS#
Vdd Q
R1
R2
sw1 sw2
Vss Q
sw1 sw2
ODT control
sw3
R3
sw3
R1
R2
sw1 sw2
R3
sw3
R1
R2
sw1 sw2
R3
sw3
1Gb: x4, x8, x16 DDR2 SDRAM
Functional Block Diagrams
PDF: 09005aef821ae8bf
1GbDDR2.pdf – Rev. S 10/09 EN
12
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相关PDF资料
PDF描述
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
MT48LC32M4A2P-7ELIT:G 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
MT55L256L18FT-12TR 256K X 18 ZBT SRAM, 9 ns, PQFP100
MT55L256L32FT-12 256K X 32 ZBT SRAM, 9 ns, PQFP100
MT55L512V18PF-6 512K X 18 ZBT SRAM, 3.5 ns, PBGA165
相关代理商/技术参数
参数描述
MT47H128M8HQ-25AT 制造商:MICRON 制造商全称:Micron Technology 功能描述:DDR2 SDRAM
MT47H128M8HQ-25EAT 制造商:MICRON 制造商全称:Micron Technology 功能描述:DDR2 SDRAM