参数资料
型号: MT47H128M8HQ-187ELAT:E
元件分类: DRAM
英文描述: 128M X 8 DDR DRAM, 0.35 ns, PBGA60
封装: 8 X 11.50 MM, ROHS COMPLIANT, FBGA-60
文件页数: 8/133页
文件大小: 9170K
Figure 57: Write Burst
DQS, DQS#
tDQSS (MAX)
tDQSS (NOM)
tDQSS (MIN)
DM
DQ
CK
CK#
Command
WRITE
NOP
Address
Bank a,
Col b
NOP
T0
T1
T2
T3
T2n
T4
T3n
DQS, DQS#
5
DM
DQ
DQS, DQS#
DM
DQ
DI
b
DI
b
DI
b
Don’t Care
Transitioning Data
tDQSS5
WL ± tDQSS
WL - tDQSS
tDQSS5
WL + tDQSS
Notes: 1. Subsequent rising DQS signals must align to the clock within tDQSS.
2. DI b = data-in for column b.
3. Three subsequent elements of data-in are applied in the programmed order following
DI b.
4. Shown with BL = 4, AL = 0, CL = 3; thus, WL = 2.
5. A10 is LOW with the WRITE command (auto precharge is disabled).
1Gb: x4, x8, x16 DDR2 SDRAM
WRITE
PDF: 09005aef821ae8bf
1GbDDR2.pdf – Rev. S 10/09 EN
105
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相关PDF资料
PDF描述
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
MT48LC32M4A2P-7ELIT:G 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
MT55L256L18FT-12TR 256K X 18 ZBT SRAM, 9 ns, PQFP100
MT55L256L32FT-12 256K X 32 ZBT SRAM, 9 ns, PQFP100
MT55L512V18PF-6 512K X 18 ZBT SRAM, 3.5 ns, PBGA165
相关代理商/技术参数
参数描述
MT47H128M8HQ-25AT 制造商:MICRON 制造商全称:Micron Technology 功能描述:DDR2 SDRAM
MT47H128M8HQ-25EAT 制造商:MICRON 制造商全称:Micron Technology 功能描述:DDR2 SDRAM