参数资料
型号: MT47H128M8HQ-187ELAT:E
元件分类: DRAM
英文描述: 128M X 8 DDR DRAM, 0.35 ns, PBGA60
封装: 8 X 11.50 MM, ROHS COMPLIANT, FBGA-60
文件页数: 34/133页
文件大小: 9170K
MRS Command to ODT Update Delay
During normal operation, the value of the effective termination resistance can be
changed with an EMRS set command. tMOD (MAX) updates the RTT setting.
Figure 81: Timing for MRS Command to ODT Update Delay
CK#
CK
ODT2
Internal
RTT setting
EMRS1
NOP
Command
tMOD
Old setting
Undefined
New setting
0ns
2
tIS
tAOFD
Indicates a break in
time scale
T0
Ta0
Ta1
Ta2
Ta3
Ta4
Ta5
Notes: 1. The LM command is directed to the mode register, which updates the information in
EMR (A6, A2), that is, RTT (nominal).
2. To prevent any impedance glitch on the channel, the following conditions must be met:
tAOFD must be met before issuing the LM command; ODT must remain LOW for the
entire duration of the tMOD window until tMOD is met.
Figure 82: ODT Timing for Active or Fast-Exit Power-Down Mode
T1
T0
T2
T3
T4
T5
T6
Valid
CK#
CK
ODT
RTT
tAOF (MAX)
tAON (MIN)
tAOND
Address
tAOFD
tAON (MAX)
tAOF (MIN)
Valid
Command
tCH
tCL
Don’t Care
RTT Unknown
RTT On
tCK
CKE
1Gb: x4, x8, x16 DDR2 SDRAM
ODT Timing
PDF: 09005aef821ae8bf
1GbDDR2.pdf – Rev. S 10/09 EN
129
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相关PDF资料
PDF描述
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
MT48LC32M4A2P-7ELIT:G 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
MT55L256L18FT-12TR 256K X 18 ZBT SRAM, 9 ns, PQFP100
MT55L256L32FT-12 256K X 32 ZBT SRAM, 9 ns, PQFP100
MT55L512V18PF-6 512K X 18 ZBT SRAM, 3.5 ns, PBGA165
相关代理商/技术参数
参数描述
MT47H128M8HQ-25AT 制造商:MICRON 制造商全称:Micron Technology 功能描述:DDR2 SDRAM
MT47H128M8HQ-25EAT 制造商:MICRON 制造商全称:Micron Technology 功能描述:DDR2 SDRAM