参数资料
型号: MT47H128M8HQ-187ELAT:E
元件分类: DRAM
英文描述: 128M X 8 DDR DRAM, 0.35 ns, PBGA60
封装: 8 X 11.50 MM, ROHS COMPLIANT, FBGA-60
文件页数: 97/133页
文件大小: 9170K
Figure 29: Nominal Slew Rate for tDH
Hold slew rate
falling signal
Hold slew rate
rising signal
VREF(DC) - VIL(DC)max
Δ
TR
=
VIH(DC)min - VREF(DC)
Δ
TF
=
Δ
TR
Δ
TF
Nominal
slew rate
DC to VREF
region
tIH
tIS
VSS
DQS#1
DQS1
VDDQ
VIH(DC)min
VREF(DC)
VIL(AC)max
VIL(DC)max
VIH(AC)min
DC to VREF
region
Nominal
slew rate
tIH
Note: 1. DQS, DQS# signals must be monotonic between VIL(DC)max and VIH(DC)min.
Figure 30: Tangent Line for tDH
Tangent
line
DC to VREF
region
tIH
tIS
VSS
VDDQ
VIH(DC)min
VREF(DC)
VIL(AC)max
VIL(DC)max
VIH(AC)min
DC to VREF
region
Tangent
line
tIH
DQS1
DQS#1
Hold slew rate
falling signal
Δ
TF
Δ
TR
Tangent line (VIH[DC]min - VREF[DC])
Δ
TF
=
Nominal
line
Hold slew rate
rising signal
Tangent line (VREF[DC] - VIL[DC]max)
Δ
TR
=
Nominal
line
Note: 1. DQS, DQS# signals must be monotonic between VIL(DC)max and VIH(DC)min.
1Gb: x4, x8, x16 DDR2 SDRAM
Input Slew Rate Derating
PDF: 09005aef821ae8bf
1GbDDR2.pdf – Rev. S 10/09 EN
66
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相关PDF资料
PDF描述
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
MT48LC32M4A2P-7ELIT:G 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
MT55L256L18FT-12TR 256K X 18 ZBT SRAM, 9 ns, PQFP100
MT55L256L32FT-12 256K X 32 ZBT SRAM, 9 ns, PQFP100
MT55L512V18PF-6 512K X 18 ZBT SRAM, 3.5 ns, PBGA165
相关代理商/技术参数
参数描述
MT47H128M8HQ-25AT 制造商:MICRON 制造商全称:Micron Technology 功能描述:DDR2 SDRAM
MT47H128M8HQ-25EAT 制造商:MICRON 制造商全称:Micron Technology 功能描述:DDR2 SDRAM