- 您现在的位置：买卖IC网 > PDF目录192300 > S29XS064R0PBHW010 (SPANSION LLC) 4M X 16 FLASH 1.8V PROM, 80 ns, PBGA44 PDF资料下载
参数资料
| 型号： | S29XS064R0PBHW010 |
| 厂商： | SPANSION LLC |
| 元件分类： | PROM |
| 英文描述： | 4M X 16 FLASH 1.8V PROM, 80 ns, PBGA44 |
| 封装： | 7.50 X 5 MM, LEAD FREE, FBGA-44 |
| 文件页数： | 10/65页 |
| 文件大小： | 2116K |
| 代理商： | S29XS064R0PBHW010 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
18
S29VS/XS-R MirrorBit
Flash Family
S29VS_XS064R_00_06 July 22, 2011
Data
Sheet
(Adv an ce
Inf o r m a t io n)
9.1
VersatileIO (VIO) Control
The VersatileIO (VIO) control allows the host system to set the voltage levels that the device generates at its
data outputs and the voltages tolerated at its data inputs to the same voltage level that is asserted on the
VCCQ pin.
9.2
Asynchronous Read
The device is in the Asynchronous mode when Bit 15 of the Configuration register is set to '1'. To read data
from the memory array, the system must first assert a valid address.
9.2.1
S29VS-R ADM Access
With CE# LOW, WE# HIGH, and OE# HIGH, the system presents the address to the device and sets AVD#
LOW. AVD# is kept LOW for at least tAVDP ns. The address is latched on the rising edge of AVD#.
9.2.2
S29XS-R AADM Access
With CE# LOW, WE# HIGH, and OE# HIGH, the system presents the upper address bits to DQ and sets
AVD# LOW. The system then sets OE# LOW. The upper address bits are set when AVD# goes HIGH.
The system then sets AVD# LOW again, with OE# HIGH to capture the lower address bits. The lower
address bits are latched on the next rising edge of AVD#.
Address access time (tACC) is equal to the delay from stable addresses to valid output data. The chip enable
9.3
Synchronous (Burst) Read Mode and Configuration Register
The device is capable of continuous sequential burst operation and linear burst operation of a preset length.
In order to use Synchronous (Burst) Read Mode the configuration register bit 15 must be set to 0.
Prior to entering burst mode, the system should determine how many wait states are needed for the initial
word of each burst access (see table below), what mode of burst operation is desired, how the RDY signal
transitions with valid data, and output drive strength. The system would then write the configuration register
command sequence. See Configuration Register on page 35 for further details.
When the appropriate number of Wait States have occurred, data is output after the rising edge of the CLK.
Subsequent words are output tBACC after the rising edge of each successive clock cycle, which automatically
increments the internal address counter. RDY indicates the initial latency and any subsequent waits.
9.3.1
S29VS-R ADM Access
To burst read data from the memory array in ADM mode, the system must assert CE# to VIL, and provide a
valid address while driving AVD# to VIL for one cycle. OE# must remain at VIH during the one cycle that AVD#
is low. The data appears on A/DQ15 -A/DQ0 when CE# remains Low, after OE# is Low and the synchronous
access times are satisfied. The next data in the burst sequence is read on each clock cycle that OE# and CE#
remain Low.
OE# does not terminate a burst access if it rises to VIH during a burst access. The outputs will go to high
impedance but the burst access will continue until terminated by CE# going to VIH, or AVD# returns to VIL
with a new address to initiate a another burst access.
相关PDF资料 |
PDF描述 |
|---|---|
| S2C3R-1-12-H | 4000 MHz - 12000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 2 dB INSERTION LOSS |
| S2C5R-1-12-RC | 4000 MHz - 18000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 2.8 dB INSERTION LOSS |
| S2H3R-1H | 10 MHz - 1000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 1.2 dB INSERTION LOSS |
| S2L1R-RC | 1000 MHz - 2000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 0.9 dB INSERTION LOSS |
| S2L7R-1-RC | 1000 MHz - 18000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 2.9 dB INSERTION LOSS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S-29XX0A | 制造商:SII 制造商全称:Seiko Instruments Inc 功能描述:CMOS SERIAL EEPROM |
| S-29XX1A | 制造商:SII 制造商全称:Seiko Instruments Inc 功能描述:CMOS SERIAL EEPROM |
| S-29ZX30A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Serial 3-wire EEPROMs |
| S2A | 功能描述:拨动开关 ON-NONE-ON SPDT SOLDER LUG RoHS:否 制造商:C&K Components 触点形式:DPDT 开关功能:ON - ON - ON 电流额定值: 电压额定值 AC:20 V 电压额定值 DC:20 V 功率额定值:0.4 VA 端接类型:V-Bracket 安装风格: 端子密封:Epoxy 触点电镀:Gold 照明:Not Illuminated |
| S-2A | 制造商:Nihon Kaiheiki Ind Co Ltd 功能描述:30V 50000(@BIv) / 25000(dCIv) bL +85 -30 30mm 18mm 45.5mm Bulk 制造商:Nihon Dempa Kogyo Co (NDK) 功能描述:Switch, toggle, solder terminal, minitur |
发布紧急采购，3分钟左右您将得到回复。