参数资料
型号: W9725G6JB25I
厂商: Winbond Electronics
文件页数: 9/87页
文件大小: 0K
描述: IC DDR2 SDRAM 256MBIT 84WBGA
标准包装: 200
格式 - 存储器: RAM
存储器类型: DDR2 SDRAM
存储容量: 256M(16Mx16)
速度: 2.5ns
接口: 并联
电源电压: 1.7 V ~ 1.9 V
工作温度: -40°C ~ 95°C
封装/外壳: 84-TFBGA
供应商设备封装: 84-WBGA(8x12.5)
包装: 托盘
W9725G6JB
7. FUNCTIONAL DESCRIPTION
7.1
Power-up and Initialization Sequence
1. Apply power and attempt to maintain CKE below 0.2 × V DDQ and ODT at a LOW state (all other
DDR2 SDRAMs must be powered up and initialized in a predefined manner. Operational procedures
other than those specified may result in undefined operation. The following sequence is required for
Power-up and Initialization.
*1
inputs may be undefined.) Either one of the following sequence is required for Power-up.
A. The V DD voltage ramp time must be no greater than 200 mS from when V DD ramps from 300
mV to V DD min; and during the V DD voltage ramp, |V DD -V DDQ | ≤ 0.3 volts.
V REF tracks V DDQ /2
?
?
?
?
V DD , V DDL and V DDQ are driven from a single power converter output
V TT is limited to 0.95V max
*2
V DDQ ≥ V REF must be met at all times
B. Voltage levels at I/Os and outputs must be less than V DDQ during voltage ramp time to avoid
DRAM latch-up. During the ramping of the supply voltages, V DD ≥ V DDL ≥ V DDQ must be
maintained and is applicable to both AC and DC levels until the ramping of the supply voltages
is complete.
Apply V DD /V DDL before or at the same time as V DDQ
Apply V DDQ before or at the same time as V TT
V REF tracks V DDQ /2
?
?
?
?
*3
*4
*2
V DDQ ≥ V REF must be met at all times.
2. Start Clock and maintain stable condition for 200 μ S (min.).
3. After stable power and clock (CLK, CLK ), apply NOP or Deselect and take CKE HIGH.
4. Wait minimum of 400 nS then issue precharge all command. NOP or Deselect applied during 400
nS period.
5. Issue an EMRS command to EMR (2). (To issue EMRS command to EMR (2), provide LOW to
BA0, HIGH to BA1.)
6. Issue an EMRS command to EMR (3). (To issue EMRS command to EMR (3), provide HIGH to
BA0 and BA1.)
7. Issue EMRS to enable DLL. (To issue DLL Enable command, provide LOW to A0, HIGH to BA0
and LOW to BA1. And A9=A8=A7=LOW must be used when issuing this command.)
8. Issue a Mode Register Set command for DLL reset. (To issue DLL Reset command, provide HIGH
to A8 and LOW to BA0 and BA1.)
9. Issue a precharge all command.
10. Issue 2 or more Auto Refresh commands.
11. Issue a MRS command with LOW to A8 to initialize device operation. (i.e. to program operating
parameters without resetting the DLL.)
12. At least 200 clocks after step 8, execute OCD Calibration (Off Chip Driver impedance adjustment).
If OCD calibration is not used, EMRS to EMR (1) to set OCD Calibration Default
(A9=A8=A7=HIGH)
followed by EMRS to EMR
(1) to exit OCD Calibration Mode
(A9=A8=A7=LOW) must be issued with other operating parameters of EMR(1).
13. The DDR2 SDRAM is now ready for normal operation.
Publication Release Date: Nov. 29, 2011
-9-
Revision A02
相关PDF资料
PDF描述
W9725G6KB-25I IC DDR2 SDRAM 256MBIT 84WBGA
W972GG6JB-3I IC DDR2 SDRAM 2GBITS 84WBGA
W9751G6IB-25 IC DDR2-800 SDRAM 512MB 84-WBGA
W9751G6KB-25 IC DDR2 SDRAM 512MBIT 84WBGA
W9812G6JH-6I IC SDRAM 128MBIT 54TSOPII
相关代理商/技术参数
参数描述
W9725G6KB-18 制造商:Winbond Electronics 功能描述:IC MEMORY 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W9725G6KB-25 功能描述:IC DDR2 SDRAM 256MBIT 84WBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:闪存 存储器类型:闪存 - NAND 存储容量:4G(256M x 16) 速度:- 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:48-TFSOP(0.724",18.40mm 宽) 供应商设备封装:48-TSOP I 包装:Digi-Reel® 其它名称:557-1461-6
W9725G6KB-25 TR 制造商:Winbond Electronics Corp 功能描述:256M DDR2-800, X16
W9725G6KB25A 制造商:WINBOND 制造商全称:Winbond 功能描述:DLL aligns DQ and DQS transitions with clock, Data masks (DM) for write data, Write Data Mask
W9725G6KB25I 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR2 SDRAM 256M-Bit 16Mx16 1.8V 84-Pin WBGA 制造商:Winbond Electronics 功能描述:IC DDR2 SDRAM 256M 2.5NS 84WBGA 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 256M 2.5NS 84WBGA 制造商:Winbond 功能描述:DRAM Chip DDR2 SDRAM 256M-Bit 16Mx16 1.8V 84-Pin WBGA