- 您现在的位置：买卖IC网 > PDF目录378250 > 865GV (Intel Corp.) Intel 865G/865GV Graphics and Memory Controller Hub PDF资料下载
参数资料
| 型号： | 865GV |
| 厂商： | Intel Corp. |
| 英文描述： | Intel 865G/865GV Graphics and Memory Controller Hub |
| 中文描述： | 英特尔865G/865GV图形和内存控制器中枢 |
| 文件页数： | 47/249页 |
| 文件大小： | 3540K |
| 代理商： | 865GV |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页第213页第214页第215页第216页第217页第218页第219页第220页第221页第222页第223页第224页第225页第226页第227页第228页第229页第230页第231页第232页第233页第234页第235页第236页第237页第238页第239页第240页第241页第242页第243页第244页第245页第246页第247页第248页第249页
48
Intel
82865G/82865GV GMCH Datasheet
Register Description
3.2
Platform Configuration Structure
In some previous chipsets, the GMCH and the I/O Controller Hub (ICHx) were physically
connected by PCI bus 0. From a configuration standpoint, both components appeared to be on PCI
bus 0, which was also the system’s primary PCI expansion bus. The GMCH contained two PCI
devices while the ICHx bridge was considered one PCI device with multiple functions.
In the 865G chipset platform, the configuration structure is significantly different. The GMCH and
the ICH5 are physically connected by a hub interface (HI); thus, from a configuration standpoint,
HI is logically PCI bus 0. As a result, all devices internal to the GMCH and ICH5 appear to be on
PCI bus 0. The system’s primary PCI expansion bus is physically attached to ICH5 and, from a
configuration perspective, appears to be a hierarchical PCI bus behind a PCI-to-PCI bridge;
therefore, it has a programmable PCI Bus number. Note that the primary PCI bus is referred to as
PCI_A in this document and is
not
PCI bus 0 from a configuration standpoint. The AGP appears to
system software to be a real PCI bus behind PCI-to-PCI bridges resident as devices on PCI bus 0.
The GMCH contains four PCI devices within a single physical component. The configuration
registers for the four devices are mapped as devices residing on PCI bus 0.
Device 0:
Host-HI Bridge/DRAM Controller. Logically this appears as a PCI device residing
on PCI bus 0. Physically, Device 0 contains the standard PCI registers, SDRAM registers, the
Graphics Aperture controller, configuration for HI, and other GMCH specific registers.
Device 1:
Host-AGP Bridge. Logically this appears as a “virtual” PCI-to-PCI bridge residing
on PCI bus 0. Physically, Device 1 contains the standard PCI-to-PCI bridge registers and the
standard AGP/PCI configuration registers (including the AGP I/O and memory address
mapping).
Device 2:
Integrated Graphics Controller. Logically this appears as a PCI device residing on
PCI bus 0. Physically, Device 2 contains the configuration registers for 3D, 2D, and display
functions.
Device 3:
Communications Streaming Architecture (CSA) Port. Appears as a virtual PCI-CSA
(PCI-to-PCI) bridge device
Device 6:
Function 0: Overflow Device. The sole purpose of this device is to provide
additional configuration register space for Device 0.
Reserved
Registers
In addition to reserved bits within a register, the GMCH contains address locations in the
configuration space of the Host-HI Bridge entity that are marked either “Reserved” or
“Intel Reserved”. The GMCH responds to accesses to reserved address locations by
completing the host cycle. When a reserved register location is read, a zero value is
returned. (reserved registers can be 8, 16, or 32 bits in size). Writes to reserved registers
have no effect on the GMCH.
Caution:
Register locations that are marked as “Intel Reserved” must
not
be modified
by system software. Writes to “Intel Reserved” register locations may cause
system failure. Reads to “Intel Reserved” register locations may return a non-
zero value.
Default Value
upon a Reset
Upon a reset, the GMCH sets all of its internal configuration registers to predetermined
default states. Some register values at reset are determined by external strapping
options. The default state represents the minimum functionality feature set required to
successfully bring up the system. Hence, it does not represent the optimal system
configuration. It is the responsibility of the system initialization software (usually BIOS) to
properly determine the SDRAM configurations, operating parameters and optional
system features that are applicable, and to program the GMCH registers accordingly.
Term
Description
相关PDF资料 |
PDF描述 |
|---|---|
| 865G | Intel 865G/865GV Graphics and Memory Controller Hub |
| 8663 | T-1 Subminiature Lamps |
| 8664 | T-1 Subminiature Lamps |
| 8666 | T- Subminiature Lamps |
| 86HF160 | STANDARD RECOVERY DIODES |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 865GVM3-V | 制造商:Micro-Star International 功能描述:MSI 865GVM3-V MOTHERBOARD - Bulk |
| 865GVM3-V RPL | 制造商:Micro-Star International 功能描述:REPAIR/REPLACEMENT - Bulk |
| 865GVM3-V-DF | 制造商:Micro-Star International 功能描述:MSI 865GVM3-V MOTHERBOARD - Bulk |
| 865-OR | 制造商:SPC Multicomp 功能描述:TIP JACK INSULATED ORANGE RATED 10 AM |
| 865P NEO | 制造商:Micro-Star International 功能描述:865P P4 ATX 533/800* - Bulk |
发布紧急采购，3分钟左右您将得到回复。