参数资料
| 型号： | AD9557BCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 83/92页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK TRANSLATOR 40LFCSP |
| 产品变化通告： | Minor Mask Change 11/Apr/2012 |
| 标准包装： | 1 |
| 类型： | 时钟/频率转换器 |
| PLL： | 是 |
| 主要目的： | 以太网，SONET/SDH |
| 输入： | CMOS，LVDS，LVPECL |
| 输出： | CMOS，HSTL，LVDS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 1.25GHz |
| 电源电压： | 1.71 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 40-LFCSP-VQ（6x6） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页当前第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
AD9557
Data Sheet
Rev. B | Page 84 of 92
IRQ Monitor (Register 0x0D02 to Register 0x0D07
If not masked via the IRQ mask registers (Register 0x0209 and Register 0x020A), the appropriate IRQ monitor bit is set to Logic 1 when the
indicated event occurs. These bits are cleared only via the IRQ clearing registers (Register 0x0A04 to Register 0A0B), the reset all IRQs bit
(Register 0x0A03[1]), or a device reset.
Table 100. IRQ Monitor for SYSCLK
Address
Bits
Bit Name
Description
0x0D02
[7:6]
Reserved
Reserved.
5
SYSCLK unlocked
Indicates a SYSCLK PLL state transition from locked to unlocked
4
SYSCLK locked
Indicates a SYSCLK PLL state transition from unlocked to locked
3
APLL unlocked
Indicates an output PLL state transition from locked to unlocked
2
APLL locked
Indicates an output PLL state transition from unlocked to locked
1
APLL cal ended
Indicates that APLL calibration is complete
0
APLL cal started
Indicates that APLL in APLL calibration has begun
Table 101. IRQ Monitor for Distribution Sync, Watchdog Timer and EEPROM
Address
Bits
Bit Name
Description
0x0D03
[7:5]
Reserved
4
Pin program end
Indicates successful completion of a ROM load operation
3
Output distribution sync
Indicates a distribution sync event
2
Watchdog timer
Indicates expiration of the watchdog timer
1
EEPROM fault
Indicates a fault during an EEPROM load or save operation
0
EEPROM complete
Indicates successful completion of an EEPROM load or save operation
Table 102. IRQ Monitor for the Digital PLL
Address
Bits
Bit Name
Description
0x0D04
7
Switching
Indicates that the DPLL is switching to a new reference
6
Closed
Indicates that the DPLL has entered closed-loop operation
5
Freerun
Indicates that the DPLL has entered free run mode
4
Holdover
Indicates that the DPLL has entered holdover mode
3
Frequency unlocked
Indicates that the DPLL has lost frequency lock
2
Frequency locked
Indicates that the DPLL has acquired frequency lock
1
Phase unlocked
Indicates that the DPLL has lost phase lock
0
Phase locked
Indicates that the DPLL has acquired phase lock
Table 103. IRQ Monitor for History Update, Frequency Limit and Phase Slew Limit
Address
Bits
Bit Name
Description
0x0D05
[7:5]
Reserved
4
History updated
Indicates the occurrence of a tuning word history update
3
Frequency unclamped
Indicates a frequency limiter state transition from clamped to unclamped
2
Frequency clamped
Indicates a frequency limiter state transition from unclamped to clamped
1
Phase slew unlimited
Indicates a phase slew limiter state transition from slew limiting to not slew limiting
0
Phase slew limited
Indicates a phase slew limiter state transition from not slew limiting to slew limiting
Table 104. IRQ Monitor for Reference Inputs
Address
Bits
Bit Name
Description
0x0D06
7
Reserved
6
REFB validated
Indicates that REFB has been validated
5
REFB fault cleared
Indicates that REFB has been cleared of a previous fault
4
REFB fault
Indicates that REFB has been faulted
3
Reserved
2
REFA validated
Indicates that REFA has been validated
1
REFA fault cleared
Indicates that REFA has been cleared of a previous fault
0
REFA fault
Indicates that REFA has been faulted
0x0D07
[7:0]
Reserved
相关PDF资料 |
PDF描述 |
|---|---|
| V375C36M150BG | CONVERTER MOD DC/DC 36V 150W |
| AD9547BCPZ | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| D38999/20MF11JN | CONN RCPT 11POS WALL MNT W/SCKT |
| AD9549ABCPZ | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| ADN2814ACPZ | IC CLOCK/DATA RECOVERY 32LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9557BCPZ-REEL7 | 功能描述:IC CLK XLATR PLL 1250MHZ 40LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| AD9558 | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad Input Multiservice Line Card Adaptive |
| AD9558/PCBZ | 功能描述:BOARD EVAL FOR AD9558 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:* 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| AD9558BCPZ | 功能描述:IC CLOCK TRANSLATOR 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1 系列:- 类型:时钟/频率发生器，多路复用器 PLL:是 主要目的:存储器，RDRAM 输入:晶体 输出:LVCMOS 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:Digi-Reel® 其它名称:296-6719-6 |
| AD9558BCPZ-REEL7 | 功能描述:IC CLK XLATR PLL 1250MHZ 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。