- 您现在的位置：买卖IC网 > PDF目录1778 > ADUC7033BSTZ-88-RL (Analog Devices Inc)IC BATT SENSOR PREC 48LQFP PDF资料下载
参数资料
| 型号： | ADUC7033BSTZ-88-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 48/140页 |
| 文件大小： | 0K |
| 描述： | IC BATT SENSOR PREC 48LQFP |
| 标准包装： | 2,000 |
| 功能： | 电池监控器 |
| 电源电压： | 3.5 V ~ 18 V |
| 工作温度： | -40°C ~ 115°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页
ADuC7033
ADC MMR INTERFACE
The ADC is controlled and configured through a number of
MMRs described in detail in the following sections.
All bits defined in the top eight MSBs (Bits[15:8]) of the MMR
are used as flags only and do not generate interrupts. All bits
defined in the lower eight LSBs (Bits[7:0]) of this MMR are
logic OR’ed to produce a single ADC interrupt to the MCU
core. In response to an ADC interrupt, user code should
interrogate the ADCSTA MMR to determine the source of
the interrupt. Each ADC interrupt source can be individually
ADC Status Register
All ADC result ready bits are cleared by a read of the ADC0DAT
MMR. If the current channel ADC is not enabled, all ADC
result ready bits are cleared by a read of the ADC1DAT or
ADC2DAT MMRs. To ensure that I-ADC and V/T-ADC
conversion data are synchronous, user code should first read
the ADC1DAT MMR and then the ADC0DAT MMR. New
ADC conversion results are not written to the ADCxDAT
MMRs unless the respective ADC result ready bits are first
cleared. The only exception to this rule is the data conversion
result updates when the ARM core is powered down. In this
mode, ADCxDAT registers always contain the most recent
ADC conversion result even though the ready bits have not
been cleared.
Name:
Address:
Default Value:
Access:
Function:
ADCSTA
0xFFFF0500
0x0000
Read only
This read-only register holds general status information related to the mode of operation or current status of the
ADuC7033 ADCs.
Table 35. ADCSTA MMR Bit Designations
Bit
15
14
13
12
11 to 5
4
3
Description
ADC Calibration Status.
Set automatically in hardware to indicate an ADC calibration cycle has been completed.
Cleared after ADCMDE is written to.
ADC Temperature Conversion Error.
Set automatically in hardware to indicate that a temperature conversion overrange or underrange has occurred. The
conversion result is clamped to negative full scale (underrange error) or positive full scale (overrange error) in this case.
Cleared when a valid (in-range) temperature conversion result is written to the ADC2DAT register.
ADC Voltage Conversion Error.
Set automatically in hardware to indicate that a voltage conversion overrange or underrange has occurred. The
conversion result is clamped to negative full scale (underrange error) or positive full scale (overrange error) in
this case.
Cleared when a valid (in-range) voltage conversion result is written to the ADC1DAT register.
ADC Current Conversion Error.
Set automatically in hardware to indicate that a current conversion overrange or underrange has occurred. The
conversion result is clamped to negative full scale (underrange error) or positive full scale (overrange error) in
this case.
Cleared when a valid (in-range) current conversion result is written to the ADC0DAT register.
Not Used. These bits are reserved for future functionality and should not be monitored by user code.
Current Channel ADC Comparator Threshold. This bit is only valid if the current channel ADC comparator is enabled via
the ADCCFG MMR. Set by hardware if the absolute value of the I-ADC conversion result exceeds the value written in the
ADC0TH MMR. If the ADC threshold counter (ADC0TCL) is used, this bit is only set when the specified number of I-ADC
conversions equals the value in the ADC0THV MMR.
Current Channel ADC Overrange Bit. If the overrange detect function is enabled via the ADCCFG MMR, this bit is set by
hardware if the I-ADC input is grossly (>30% approximate) overrange. This bit is updated every 125 μs. When set, this bit
can only be cleared by software when ADCCFG[2] is cleared to disable the function, or the ADC gain is changed via the
ADC0CON MMR.
Rev. B | Page 48 of 140
相关PDF资料 |
PDF描述 |
|---|---|
| ADUM3070ARQZ | IC REG PUSH-PLL CTRLR ISO 16SSOP |
| AH284-WL-7 | IC HALL FAN CTRLR 500MA SC59-3 |
| AH285-WL-7 | IC HALL FAN CTRLR 400MA SC59-3 |
| AH286-WL-7 | IC HALL FAN CTRLR 400MA SC59-3 |
| AH287-YL-13 | IC HALL FAN CTRLR 500MA SOT89-5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC7033BSTZ-8L | 制造商:Analog Devices 功能描述:INTEGRATED PRECISION BATTERY SENSOR 48LQFP - Trays 制造商:Rochester Electronics LLC 功能描述: |
| ADUC7033BSTZ-8L-RL | 制造商:Analog Devices 功能描述:INTEGRATED PRECISION BATTERY SENSOR 48LQFP - Tape and Reel |
| ADUC7033BSTZ8VTCRL | 制造商:Analog Devices 功能描述: |
| ADUC7034 | 制造商:AD 制造商全称:Analog Devices 功能描述:Integrated Precision Battery Sensor for Automotive |
| ADUC7034BCPZ | 功能描述:IC MCU FLASH 32K ANLG IO 48LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND |
发布紧急采购，3分钟左右您将得到回复。