- 您现在的位置：买卖IC网 > PDF目录1778 > ADUC7033BSTZ-88-RL (Analog Devices Inc)IC BATT SENSOR PREC 48LQFP PDF资料下载
参数资料
| 型号： | ADUC7033BSTZ-88-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 63/140页 |
| 文件大小： | 0K |
| 描述： | IC BATT SENSOR PREC 48LQFP |
| 标准包装： | 2,000 |
| 功能： | 电池监控器 |
| 电源电压： | 3.5 V ~ 18 V |
| 工作温度： | -40°C ~ 115°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页当前第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页
ADuC7033
Self-Calibration
In self (offset or gain) calibration, the ADC generates its
calibration coefficient based on an internally generated 0 V in
the case of self-offset calibration, and full-scale voltage in the
to use the calibration registers is to let the ADC calculate the
values required as part of the ADC automatic calibration modes.
A factory, or end-of-line calibration, for the I-ADC is a two-
step procedure.
case of self-gain calibration. It should be emphasized that ADC
self-calibrations correct for offset and gain errors within the
ADC. Self-calibrations cannot compensate for other external
errors in the system, for example, shunt resistor tolerance/drift,
external offset voltages, and so on.
1.
2.
Apply 0 A current. Configure the ADC in the required
PGA setting, and so on, and write to ADCMDE[2:0] to
perform a system zero-scale calibration. This writes a new
offset calibration value into ADC0OF.
Apply a full-scale current for the selected PGA setting.
Note that in self-calibration mode, ADC0GN must first contain
the values for PGA = 1, before a calibration scheme is started.
System Calibration
In system (offset or gain) calibration, the ADC generates
its calibration coefficient based on an externally generated
zero-scale voltage (in the case of system offset calibration) and
full-scale voltage (in the case of system gain calibration), which
are applied to the external ADC input for the duration of the
calibration cycle.
The duration of an offset calibration is a single conversion cycle
(3/f ADC with chop off, 2/f ADC with chop on) before returning the
ADC to idle mode. A gain calibration is a two-stage process
and, therefore, takes twice as long as an offset calibration cycle.
When a calibration cycle is initiated, any ongoing ADC conver-
sion is immediately halted, the calibration is automatically carried
out at an ADC update rate programmed into ADCFLT, and the
ADC is always returned to idle after any calibration cycle. It is
strongly recommended that ADC calibration is initiated at as
low an ADC update rate as possible (high SF value in ADCFLT)
to minimize the impact of ADC noise during calibration.
Using the Offset and Gain Calibration
If the Chop Enable Bit ADCFLT[15] is enabled, then internal
ADC offset errors are minimized and an offset calibration may
not be required. If chopping is disabled however, an initial offset
calibration is required and may need to be repeated, particularly
after a large change in temperature.
A gain calibration, particularly in the context of the I-ADC
(with internal PGA), may need to be carried out at all relevant
system gain ranges depending on system accuracy requirements.
If it is not possible to apply an external full-scale current on all
gain ranges, then it is possible to apply a lower current and scale
the result produced by the calibration. For example, apply a 50%
current and then divide the ADC0GN value produced-by-two
and write this value back into ADC0GN. Note that there is a
lower limit to the input signal that can be applied for a system
calibration because ADC0GN is only a 16-bit register. The input
span (difference between the system zero-scale value and system
full-scale value) should be greater than 40% of the nominal full-
scale-input range, that is, >40% of VREF/gain.
The on-chip Flash/EE memory can be used to store multiple
calibration coefficients. These can be copied by user code
Write to ADCMDE to perform a system full-scale
calibration. This writes a new gain calibration value into
ADC0GN.
Understanding the Offset and Gain Calibration Registers
The output of the average block in the ADC signal flow (described
previously from the ADC Sinc3 Digital Filter Response section
to the Using the Offset and Gain Calibration section) can be
considered a fractional number with a span for a ±full-scale input
of approximately ±0.75. The span is less than ±1.0 because there is
attenuation in the modulator to accommodate some overrange
capacity on the input signal. The exact value of the attenuation
varies slightly from part to part, because of manufacturing
tolerances.
The offset coefficient is read from the ADC0OF calibration
register. This value is a 16-bit, twos complement number. The
range of this number, in terms of the signal chain, is effectively
±1.0. Therefore, 1 LSB of the ADC0OF register is not the same
as 1 LSB of ADC0DAT.
A positive value of ADC0OF indicates that when offset is
subtracted from the output of the filter, a negative value is added.
The nominal value of this register is 0x0000, indicating zero
offset is to be removed. The actual offset of the ADC can vary
slightly from part to part and at different PGA gains. The offset
within the ADC is minimized if the chopping mode is active
(ADCFLT[15] = 1).
The gain coefficient is a unitless scaling factor. The 16-bit value
in this register is divided by 16,384 and then multiplied by the
offset corrected value. The nominal value of this register equals
0x5555, corresponding to a multiplication factor of 1.3333. This
scales the nominal ±0.75 signal to produce a full-scale output
signal of ±1.0, which is checked for overflow/underflow and
converted to twos complement or unipolar mode as appropriate
before being output to the data register.
The actual gain, and the required scaling coefficient for zero
gain error, varies slightly from part to part, at different PGA
settings, and in normal/low power mode. The value down-
loaded into ADC0GN at power-on-reset represents the scaling
factor for a PGA gain = 1. There is some level of gain error if
this value is used at different PGA settings. User code can
overwrite the calibration coefficients or run ADC calibrations
to correct the gain error at the current PGA setting.
directly into the relevant calibration registers, as appropriate,
based on the system configuration. In general, the simplest way
Rev. B | Page 63 of 140
相关PDF资料 |
PDF描述 |
|---|---|
| ADUM3070ARQZ | IC REG PUSH-PLL CTRLR ISO 16SSOP |
| AH284-WL-7 | IC HALL FAN CTRLR 500MA SC59-3 |
| AH285-WL-7 | IC HALL FAN CTRLR 400MA SC59-3 |
| AH286-WL-7 | IC HALL FAN CTRLR 400MA SC59-3 |
| AH287-YL-13 | IC HALL FAN CTRLR 500MA SOT89-5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC7033BSTZ-8L | 制造商:Analog Devices 功能描述:INTEGRATED PRECISION BATTERY SENSOR 48LQFP - Trays 制造商:Rochester Electronics LLC 功能描述: |
| ADUC7033BSTZ-8L-RL | 制造商:Analog Devices 功能描述:INTEGRATED PRECISION BATTERY SENSOR 48LQFP - Tape and Reel |
| ADUC7033BSTZ8VTCRL | 制造商:Analog Devices 功能描述: |
| ADUC7034 | 制造商:AD 制造商全称:Analog Devices 功能描述:Integrated Precision Battery Sensor for Automotive |
| ADUC7034BCPZ | 功能描述:IC MCU FLASH 32K ANLG IO 48LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND |
发布紧急采购，3分钟左右您将得到回复。