- 您现在的位置：买卖IC网 > PDF目录1778 > ADUC7033BSTZ-88-RL (Analog Devices Inc)IC BATT SENSOR PREC 48LQFP PDF资料下载
参数资料
| 型号： | ADUC7033BSTZ-88-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 60/140页 |
| 文件大小： | 0K |
| 描述： | IC BATT SENSOR PREC 48LQFP |
| 标准包装： | 2,000 |
| 功能： | 电池监控器 |
| 电源电压： | 3.5 V ~ 18 V |
| 工作温度： | -40°C ~ 115°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页当前第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页
ADuC7033
ADC Comparator and Accumulator
Every I-ADC result can also be compared to a preset threshold
level (ADC0TH) as configured via ADCCFG[4:3]. An MCU
interrupt is generated if the absolute (sign independent) value
of the ADC result is greater than the preprogrammed com-
parator threshold level. An extended function of this comparator
function allows user code to configure a threshold counter
(ADC0THV) to monitor the number of I-ADC results that have
occurred above or below the preset threshold level. Again, an
ADC interrupt is generated when the threshold counter reaches
a preset value (ADC0TCL).
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
Finally, a 32-bit accumulator (ADC0ACC) function can be
configured (ADCCFG[6:5]) allowing the I-ADC to add (or
–100
0
500
1000 1500 2000 2500 3000 3500 4000 4500 5000
FREQUENCY (kHz)
subtract) multiple I-ADC sample results. User code can read the
accumulated value directly (ADC0ACC) without any further
software processing.
ADC Sinc3 Digital Filter Response
The overall frequency response on all ADuC7033 ADCs is
dominated by the low-pass filter response of the on-chip Sinc3
digital filters. The Sinc3 filters are used to decimate the ADC
Σ-Δ modulator output data bit stream to generate a valid 16-bit
data result. The digital filter response is identical for all ADCs
and is configured via the 16-bit ADC filter (ADCFLT) register. This
register determines the overall throughput rate of the ADCs. The
noise resolution of the ADCs is determined by the programmed
ADC throughput rate. In the case of the current channel ADC,
the noise resolution is determined by the throughput rate and
selected gain.
The overall frequency response and the ADC throughput is
dominated by the configuration of the Sinc3 filter decimation
factor (SF) bits (ADCFLT[6:0]) and the averaging factor (AF)
bits (ADCFLT[13:8]). Due to limitations on the digital filter
internal data path, there are some limitations on the allowable
combinations of SF and AF that can be used to generate a
required ADC output rate. This restriction limits the minimum
ADC update in normal power mode to 4 Hz or 1 Hz in low
power mode. The calculation of the ADC throughput rate is
detailed in the ADCFLT bit designations table (see Table 39) and
the restrictions on allowable combinations of AF and SF values
By default, the ADCFLT = 0x07 configures the ADCs for a
throughput of 1.0 kHz with all other filtering options (chop,
running average, averaging factor, and Sinc3 modify) disabled.
A typical filter response based on this default configuration is
Figure 21. Typical Digital Filter Response at f ADC = 1.0 kHz
(ADCFLT = 0x0007)
An additional Sinc3 modify bit (ADCFLT[7]) is also available
in the ADCFLT register. This bit is set by user code to modify
the standard Sinc3 frequency response increasing the filter stop-
band rejection by approximately 5 dB. This is achieved by inserting
a second notch (NOTCH2) at
f NOTCH2 = 1.333 × f NOTCH
where f NOTCH is the location of the first notch in the response.
There is a slight increase in ADC noise if this bit is active.
Sinc3 modify bit is active. The new notch is clearly visible at
1.33 kHz, as is the improvement in stop-band rejection when
compared to the standard 1 kHz response.
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
FREQUENCY (kHz)
Figure 22. Modified Sinc3 Digital Filter Response at f ADC = 1.0 kHz
(ADCFLT = 0x0087)
In ADC normal power mode, the maximum ADC throughput
rate is 8 kHz. This is configured by setting the SF and AF bits in
the ADCFLT MMR to 0, with all other filtering options disabled.
This results in 0x0000 written to ADCFLT. A typical 8 kHz filter
Rev. B | Page 60 of 140
相关PDF资料 |
PDF描述 |
|---|---|
| ADUM3070ARQZ | IC REG PUSH-PLL CTRLR ISO 16SSOP |
| AH284-WL-7 | IC HALL FAN CTRLR 500MA SC59-3 |
| AH285-WL-7 | IC HALL FAN CTRLR 400MA SC59-3 |
| AH286-WL-7 | IC HALL FAN CTRLR 400MA SC59-3 |
| AH287-YL-13 | IC HALL FAN CTRLR 500MA SOT89-5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC7033BSTZ-8L | 制造商:Analog Devices 功能描述:INTEGRATED PRECISION BATTERY SENSOR 48LQFP - Trays 制造商:Rochester Electronics LLC 功能描述: |
| ADUC7033BSTZ-8L-RL | 制造商:Analog Devices 功能描述:INTEGRATED PRECISION BATTERY SENSOR 48LQFP - Tape and Reel |
| ADUC7033BSTZ8VTCRL | 制造商:Analog Devices 功能描述: |
| ADUC7034 | 制造商:AD 制造商全称:Analog Devices 功能描述:Integrated Precision Battery Sensor for Automotive |
| ADUC7034BCPZ | 功能描述:IC MCU FLASH 32K ANLG IO 48LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND |
发布紧急采购，3分钟左右您将得到回复。